|
|
|
Integrated Device Technology, Inc.
|
Part No. |
IDT88P8344 IDT88P8344BHGI
|
OCR Text |
...figurable per interface: min 16 bytes, max 256 bytes ? standard interfaces - four oif spi-3: 8 or 32 bit, 19.44-133 mhz, 256 address range, 64 concurrently active lps per interface - one oif spi-4 phase 2: 80 - 400 mhz, 256 address ran... |
Description |
SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0
|
File Size |
605.74K /
98 Page |
View
it Online |
Download Datasheet |
|
|
|
CYPRESS SEMICONDUCTOR CORP
|
Part No. |
MT58L128L32D1F-5
|
OCR Text |
...e cycles can be from one to two bytes wide (x18) or from one to four bytes wide (x32/x36), as controlled by the write control inputs. burst operation can be initiated with either address status processor (adsp#) or address status controller... |
Description |
128K X 32 STANDARD SRAM, 2.8 ns, PBGA165
|
File Size |
429.23K /
25 Page |
View
it Online |
Download Datasheet |
|
|
|
ATMEL
|
Part No. |
25DF161
|
OCR Text |
...g ? byte/page program (1 to 256 bytes) ? fast program and erase times ? 1.0 ms typical page program (256 bytes) time ? 50 ms typical 4-kbyte block erase time ? 250 ms typical 32-kbyte block erase time ? 400 ms typical 64-kbyte block erase t... |
Description |
AT25DF161
|
File Size |
815.92K /
60 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|