View AV9250F-12-T_9005025.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

general description features ics9250-12 integrated circuit systems, inc. block diagram frequency timing generator for pentium ii/iii systems 9250-12 rev b 2/23/00 pin configuration 56-pin ssop
!!" ##$%&' ()*+
*####$%&' "!",,$%&' #)-.) ,,/$%&' 01+
2*,,$%&##,,$%&' 340## # ($%&' 56##($%&' 4
7 * 89:5;-9 +):5;-9 !<7+ 7++*) )-.)#,,+"*7* 1 # ($%& ; & 7
*))=+*3=*)
83.$ ; 77>+ 2*+
* *+ 83=*83' 7* )5? ! !!#+)=*
? / 57+57*==+=+> 534.89 7>57+7*7+*4$) =(+6 !+6; 7
4$)2*
* =++ +; 777+7+ 7
7+> 7+7*> ; "7* 83 key specification: @ -*7*a !7 @ )-.)-*7*a!7 @ "#,,)-*7*a!7 @ !#'"-*7*5 b /7 @ ):0) /-*7*5 b!!7 @ #,,!#'-*7*5 b!7 @ )-.)!'-*7*5 b!7 @ #,,!#'-*7*-
!! +' @ )-*7*-
!+' @ .)-*7*-
!+' ics reserves the right to make changes in the device data identified in this publication without further notice. ics advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.
ics9250-12 pin descriptions pin number pin name type description 1 gndref pwr gnd pin for ref clocks 2, 3 ref(0:1) out 14.318mhz reference clock outputs at 3.3v 4 vddref pwr power pin for ref clocks 5 x1 in xtal_in 14.318mhz crystal input 6 x2 out xtal_out crystal output 7, 13, 19 gndpci pwr gnd pin for pciclks 8 pciclk_f out free running pci clock at 3.3v. synchronous to cpu clocks. not affected by the pci_stop# input. 9, 11, 12, 14, 15, 17, 18 pciclk[1:7] out pci clock outputs at 3.3v. synchronous to cpu clocks. 10, 16 vddpci pwr 3.3volts power pin for pciclks 20, 24 gnd66 pwr gnd pin for 3v66 outputs 21, 22, 25, 26 3v66[0:3] out 66mhz outputs at 3.3v. these outputs are stopped when cpu_stop# is driven active.. 23, 27 vdd66 pwr power pin for the 3v66 clocks. 28 sel 133/100# in this selects the frequency for the cpu and cpu/2 outputs. high = 133mhz, low=100mhz 29 gnd48 pwr ground pin for the 48mhz output 30 48mhz out fixed 48mhz clock output. 3.3v 31 vdd48 pwr power pin for the 48mhz output. 32, 33 sel[0:1] in function select pins. see truth table for details. 34 spread# in enables spread spectrum when active(low). modulates all the cpu, pci, ioapic, 3v66 and cpu/2 clocks. does not affect the ref and 48mhz clocks. 0.5% down spread modulation. 35 pd# in this asynchronous input powers down the chip when drive active(low). the internal plls are disabled and all the output clocks are held at a low state. 36 cpu_stop# in this asychronous input halts the cpuclk[0:3] and the 3v66[0:3] clocks at l ogic "0" when driven active(low). does not affect the cpu/2 clocks. 37 pci_stop# in this asynchronous input halts the pciclk[1:7] at logic"0" when driven active(low). pciclk_f is not affected by this input. 38 gndcor pwr ground pin for the pll core 39 vddcor pwr power pin for the pll core. 3.3v 43, 47 vddlcpu pwr power pin for the cpuclks. 2.5v 40, 44 gndlcpu pwr ground pin for the cpuclks 41, 42, 45, 46 cpuclk[0:3] out host bus clock output at 2.5v. 133mhz or 100mhz depending on the state of the sel 133/100mhz. 48 gndlcpu/2 pwr ground pin for the cpu/2 clocks. 49, 50 cpu/2[0:1] out 2.5v clock outputs at 1/2 cpu frequency. 66mhz or50mhz depending on the state of the sel 133/100# input pin. 51 vddlcpu/2 pwr power pin for the cpu/2 clocks. 2.5v 52 gndlioapic pwr ground pin for the ioapic outputs. 53, 54, 55 ioapic[0:2] out ioapic clocks at 2.5v. synchronous with cpuclks but fixed at 16.67mhz. 56 vddlioapic pwr power pin for the ioapic outputs. 2.5v.

ics9250-12 frequency select: ;cd+> 1 7*+*+ # p o t s _ u p c# d p# p o t s _ i c pk l c u p c2 / u p cc i p a o i6 6 v 3i c pf _ i c p . f e r z h m 8 4 c s os o c v x0xw o lw o lw o lw o lw o lw o lw o lf f of f o 010w o ln on ow o lw o ln on on on o 011w o ln on ow o ln on on on on o 110n on on on ow o ln on on on o 111n on on on on on on on on o ics9250-12 power management features: c-e*7* +c-e72*17 -> #897*+c 7*7**+340+($%&*7* .#,, c *+7 :5;-97*+c-e ")-.)340($%&+= :5;-9
*+=++ 1789fc-e power groups: 88340g8340f340h h g8)88)f)cd 88,,g8,,f#,, 88(g8(f($%& 88-3g8-3fcc 88c"g8c"f" 88c)-.)g8)-.)f)-.) l e s - 0 0 1 / 3 3 1 # 1 l e s0 l e s u p c z h m 2 / u p c z h m 6 6 v 3 z h m i c p z h m 8 4 z h m f e r z h m c i p a o i z h m s t n e m m o c 000 z - i hz - i hz - i hz - i hz - i hz - i hz - i he t a t s - i r t 001 a / na / na / na / na / na / na / nd e v r e s e r 010 0 0 10 56 63 3z - i h8 1 3 . 4 17 6 . 6 1 l l p z h m 8 4 d e l b a s i d 011 0 0 10 56 63 38 48 1 3 . 4 17 6 . 6 1 100 2 / k l c t4 / k l c t4 / k l c t8 / k l c t - / k l c t 2 k l c t6 1 / k l c t) 1 ( e d o m t s e t 101 a / na / na / na / na / na / na / nd e v r e s e r 110 3 3 16 66 63 3z - i h8 1 3 . 4 17 6 . 6 1 111 3 3 16 66 63 38 48 1 3 . 4 17 6 . 6 1
ics9250-12 power management requirements: "
+
+ *=
+

*)cd= += "
>+*
+> *7 e3:8eg9>
>++>
+> l a g n i se t a t s l a g n i s y c n e t a l f o s e g d e g n i s i r f o . o n k l c i c p p o t s _ u p c ) d e l b a s i d ( 01 ) d e l b a n e ( 11 # p o t s _ i c p ) d e l b a s i d ( 01 ) d e l b a n e ( 11 # d p ) n o i t a r e p o l a m r o n ( 1s m 3 ) n w o d r e w o p ( 0. x a m 2 cpu_stop# timing diagram :5;-9 *7* &)*+*
+#,,
7 7:5;-9+ *= 1 +

*) + '+*= &+ 1*7*. ** +=+; * =77+ ++* * 7* +
*7* !!"
+
= +#,,*7*==+"+=+ .
+ cd ; =+ 7+
;
= ++ #:5;-97* *=+ *
*)cd:0 #,,7"=
89+):5;-9 ,8 7 ##$%&57 !!$%&
ics9250-12 pci_stop# timing diagram ):5;-97* &+*=+ * +>)cd:0*7*)*+ *
)
7 7)2*+=77+ ++*
* 7* + *+ !!"
+
)*7*==+"+=+

!"" # $ " % & " " ' " ( # ) * "! "
" + *
"! !" &&,-. !" //,-.
# ics9250-12 pd# timing diagram ; 7 + *+7* 7> 7 **
7 789 *> 7*; += &+ +>77 + & )*
+>7*7 + e 89> +=+> >*+ +7*
-+; 7 *7+= #5; 7 + *+= 7==*
2*2* = ):5;-9+:5;-9 ++=+i+* 7 + 7; 340+($%&17+=77+ c-e7=8*
77+ + 340*7* c-e2* 7
" 0 " 1)/ 2 3 "! 4 " ! " 5

*
! & * $ " # $ 5 "
$ " . " ' " " " 6 " $
2 ( ) *
"! !" &&,-. !" //,-.
$ ics9250-12 absolute maximum ratings 5*77 /! c)7* g8j! k! .=-7;7* !lk/!l 5;7* j,lk !l 5=> +*+
*7+ +>; 7
+
*7
+> +=> + 7
7
7+417*=*1*+
1++7+
7+*= electrical characteristics - input/supply/common output parameters t a = 0 - 70o c; supply voltage v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5% (unless otherwise stated) parameter s ymbol c onditions min typ max units input high voltage v i h 2v dd +0.3 v input low voltage v i l v s s -0.3 0.8 v input high current i i h v i n = v dd 0.1 5 a input low current i i l1 v i n = 0 v; inputs with no pull-up resistors -5 2.0 a input low current i i l2 v i n = 0 v; inputs with pull-up resistors -200 -100 a operating i dd3.3op100 select @ 100mhz; max discrete cap loads 68 180 supply current i dd3.3op133 select @ 133mhz; max discrete cap loads 80 power down i dd3.3pd c l = 0 pf; pwrdwn# = 0 supply current input frequency f i v dd = 3.3 v 12 14.318 16 mhz input capacitance 1 c i n logic inputs 5 pf c i nx x1 & x2 pins 27 36 45 pf transition time 1 t trans to 1st crossing of target freq. 3 ms settling time 1 t s from 1st crossing to 1% target freq. 1 ms c lk stabilization 1 t stab from v dd = 3.3 v to 1% target freq. 3ms 1 guaranteed by design, not 100% tested in production. ua 200 62 ma electrical characteristics - input/supply/common output parameters t a = 0 - 70 o c; supply voltage v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5% (unless otherwise stated) parameter symbol conditions min typ max units operating i dd2.5op100 select @ 100mhz; max discrete cap loads 19 25 supply current i dd2.5op133 select @ 133mhz; max discrete cap loads 22 40 1 guaranteed by design, not 100% tested in production. ma
% ics9250-12 electrical characteristics - cpuclk t a = 0 - 70 o c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 20 pf (unless otherwise stated) parameter symbol conditions min typ max units output high voltage v oh2b i oh = -12.0 ma 2 2.2 v output low voltage v ol2b i ol = 12 ma 0.3 0.4 v output high current i oh2b v oh = 1.7 v -35 -19 ma output low current i ol2b v ol = 0.7 v 19 27 ma rise time t r2b 1 v ol = 0.4 v, v oh = 2.0 v 0.4 1.2 1.6 ns fall time t f2b 1 v oh = 2.0 v, v ol = 0.4 v 0.4 1.25 1.6 ns duty cycle d t2b 1 v t = 1.25 v 45 48 55 % skew t sk2b 1 v t = 1.25 v 80 175 ps jitter, absolute t jabs2b 1 v t = 1.25 v -150 61 +150 ps jitter, cycle-to-cycle t jcyc-cyc2b 1 v t = 1.25 v 100 150 ps 1 guaranteed by design, not 100% tested in production. electrical characteristics - cpu/2 t a = 0 - 70 o c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 20 pf (unless otherwise stated) parameter symbol conditions min typ max units output high voltage v oh2b i oh = -12.0 ma 2 2.3 v output low voltage v ol2b i ol = 12 ma 0.3 0.4 v output high current i oh2b v oh = 1.7 v -35 -19 ma output low current i ol2b v ol = 0.7 v 19 27 ma rise time t r2b 1 v ol = 0.4 v, v oh = 2.0 v 0.4 1.1 1.6 ns fall time t f2b 1 v oh = 2.0 v, v ol = 0.4 v 0.4 1 1.6 ns duty cycle d t2b 1 v t = 1.25 v 45 48 55 % skew t sk2b 1 v t = 1.25 v 80 175 ps jitter, absolute t jabs2b 1 v t = 1.25 v -250 70 +250 ps jitter, cycle-to-cycle t jcyc-cyc2b 1 v t = 1.25 v 100 150 ps 1 guaranteed by design, not 100% tested in production.
ics9250-12 electrical characteristics - 3v66 t a = 0 - 70 o c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l =30 pf parameter symbol conditions min typ max units output high voltage v oh1 i oh = -11 ma 2.4 3.1 v output low voltage v ol1 i ol = 9.4 ma 0.25 0.4 v output high current i oh1 v oh = 2.0 v -60 -22 ma output low current i ol1 v ol = 0.8 v 25 44 ma rise time 1 t r1 v ol = 0.4 v, v oh = 2.4 v 0.5 1.6 2 ns fall time 1 t f1 v oh = 2.4 v, v ol = 0.4 v 0.5 1.3 2 ns duty cycle 1 d t1 v t = 1.5 v 45 48 55 % skew 1 t sk1 v t = 1.5 v 120 250 ps jitter, absolute 1 t jabs1 v t = 1.5 v -250 100 250 ps jitter, cycle-to-cycle 1 t jcyc-cyc1 v t = 1.5 v 150 500 ps 1 guaranteed by design, not 100% tested in production. electrical characteristics - pciclk t a = 0 - 70 o c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 60 pf for pci0 & pci1, cl = 30 pf for other pcis parameter symbol conditions min typ max units output high voltage v oh1 i oh = -11 ma 2.4 3.1 v output low voltage v ol1 i ol = 9.4 ma 0.2 0.4 v output high current i oh1 v oh = 2.0 v -60 -22 ma output low current i ol1 v ol = 0.8 v 25 45 ma rise time 1 t r1 v ol = 0.4 v, v oh = 2.4 v 0.5 1.7 2 ns fall time 1 t f1 v oh = 2.4 v, v ol = 0.4 v 0.5 1.6 2 ns duty cycle 1 d t1 v t = 1.5 v 45 50 55 % skew 1 t sk1 v t = 1.5 v 360 500 ps jitter, absolute 1 t jabs1 v t = 1.5 v -250 80 250 ps jitter, cycle-to-cycle 1 t jcyc-cyc1 v t = 1.5 v 155 500 ps 1 guaranteed by design, not 100% tested in production.
ics9250-12 electrical characteristics - 48mhz, ref t a = 0 - 70 o c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 20 pf (unless otherwise stated) parameter symbol conditions min typ max units output high voltage v oh5 i oh = -12 ma 2.6 2.9 v output low voltage v ol5 i ol = 9 ma 0.3 0.4 v output high current i oh5 v oh = 2.0 v -35 -22 ma output low current i ol5 v ol = 0.8 v 17 23 ma ris e time 1 t r5 v ol = 0.4 v, v oh = 2.4 v, 48m hz 2 4 ns fall time 1 t f5 v oh = 2.4 v, v ol = 0.4 v, 48m hz 2 4 ns duty cycle 1 d t5 v t = 1.5 v, 48m hz 45 50 55 % ris e time 1 t r5 vol = 0.4 v, voh = 2.4 v, ref 1.5 2.2 4 ns fall time 1 t f5 voh = 2.4 v, vol = 0.4 v, ref 1.5 1.9 4 ns duty cycle 1 d t5 vt = 1.5 v, ref 45 52 55 % jitter, cycle-to-cycle 1 t jcyc-cyc5 v t = 1.5 v, 48mhz 200 500 ps jitter, cycle-to-cycle 1 t jcyc-cyc5 v t = 1.5 v, ref 800 1000 ps 1 guaranteed by design, not 100% tested in production. electrical characteristics - ioapic t a = 0 - 70 o c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 20 pf (unless otherwise stated) parameter symbol conditions min typ max units output high voltage v oh4b i oh = -12 ma 2 2.23 v output low voltage v ol4b i ol = 12 ma 0.3 0.4 v output high current i oh4b v oh = 1.7 v -36 -16 ma output low current i ol4b v ol = 0.7 v 19 22 ma rise time 1 t r4b v ol = 0.4 v, v oh = 2.0 v 0.4 1.3 1.6 ns fall time 1 t f4b v oh = 2.0 v, v ol = 0.4 v 0.4 1.25 1.6 ns duty cycle 1 d t4b v t = 1.25 v 45 49 55 % skew 1 t sk1b v t = 1.25 v 120 250 ps jitter, absolute 1 t jabs4b v t = 1.25 v -250 130 250 ps jitter, cycle-to-cycle 1 t jcyc-cyc4b v t = 1.25 v 87 500 ps 1 guaranteed by design, not 100% tested in production.
ics9250-12 & ! '( ) ( '*+7 7
6*+= '$7 +> + 7= +* ' . *7* *+ > g 77>+=
+ '/ ",7
3 *+= *+>!$%&*7* #' -7 + 7 ++ ) *++ , ) * !( +>*++=* # !!70 .*+7!! m0
ics9250-12 ics reserves the right to make changes in the device data identified in this publication without further notice. ics advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate. l o b m y ss n o i s n e m i d n o m m o cs n o i t a i r a vdn . n i m. m o n. x a m. n i m. m o n. x a m a5 9 0 .2 0 1 .0 1 1 .d a0 2 7 .5 2 7 .0 3 7 .6 5 1 a8 0 0 .2 1 0 .6 1 0 . 2 a7 8 0 .0 9 0 .4 9 0 . b8 0 0 .- 5 3 1 0 . c5 0 0 .-0 1 0 . ds n o i t a i r a v e e s e1 9 2 .5 9 2 .9 9 2 . ec s b 5 2 0 . 0 h5 9 3 .-0 2 4 . h0 1 0 .3 1 0 .6 1 0 . l0 2 0 .-0 4 0 . ns n o i t a i r a v e e s 0- 8 56 pin 300 mil ssop package ?for current dimensional specifications, see jedec 95.? .093 dia. pin (optional) d/2 e/2 bottom view a 2 see detail ?a? -e- c end view h pin 1 top view index area parting line l detail ?a? a 1 -e- b a side view -c- -d- seating plane .004 c ordering information ics9250 y f-12-t

! -.+ + >' "
!

#

$
417 ics xxxx y f - ppp - t dimensions in inches

▲Up To Search▲

Price & Availability of AV9250F-12-T

	To Download AV9250F-12-T Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .