View NTMD4N03R2_815016.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

NTMD4N03R2 Power MOSFET
4 Amps, 30 Volts N-Channel SO-8 Dual
Features
* Designed for use in low voltage, high speed switching applications * Ultra Low On-Resistance Provides
Higher Efficiency and Extends Battery Life - RDS(on) = 0.048 W, VGS = 10 V (Typ) - RDS(on) = 0.065 W, VGS = 4.5 V (Typ) Miniature SO-8 Surface Mount Package - Saves Board Space Diode is Characterized for Use in Bridge Circuits Diode Exhibits High Speed, with Soft Recovery Dc-Dc Converters Computers Printers Cellular and Cordless Phones Disk Drives and Tape Drives
VDSS 30 V
http://onsemi.com
RDS(ON) TYP 48 m @ VGS = 10 V ID MAX 4.0 A
* * * * * * * *
N-Channel D D
Applications
G S
G S
MAXIMUM RATINGS (TJ = 25C unless otherwise noted)
Rating Drain-to-Source Voltage Gate-to-Source Voltage - Continuous Drain Current - Continuous @ TA = 25C - Single Pulse (tp 10 ms) Total Power Dissipation @ TA = 25C (Note 1) Operating and Storage Temperature Range Single Pulse Drain-to-Source Avalanche Energy - Starting TJ = 25C (VDD = 25 Vdc, VGS = 5.0 Vdc, Peak IL = 4.45 Apk, L = 8 mH, RG = 25 ) Thermal Resistance - Junction-to-Ambient (Note 1) Maximum Lead Temperature for Soldering Purposes for 10 seconds Symbol VDSS VGS ID IDM PD TJ, Tstg EAS Value 30 "20 4.0 12 2.0 -55 to +150 80 Unit Volts Volts Adc Apk Watts C mJ
8 1 SO-8 CASE 751 STYLE 11
MARKING DIAGRAM & PIN ASSIGNMENTS
Source-1 Gate-1 Source-2 Gate-2 1 2 3 4 (Top View) E4N03 LYWW 8 7 6 5 Drain-1 Drain-1 Drain-2 Drain-2
RqJA TL
62.5 260
C/W C
E4N03 L Y WW
= Device Code = Assembly Location = Year = Work Week
1. When surface mounted to an FR4 board using 1 pad size, t 10 s
ORDERING INFORMATION
Device NTMD4N03R2 Package SO-8 Shipping 2500/Tape & Reel
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.
(c) Semiconductor Components Industries, LLC, 2004
1
May, 2004 - Rev. 1
Publication Order Number: NTMD4N03R2/D
NTMD4N03R2
ELECTRICAL CHARACTERISTICS (TC = 25C unless otherwise noted)
Characteristic OFF CHARACTERISTICS Drain-to-Source Breakdown Voltage (VGS = 0 Vdc, ID = 250 A) Temperature Coefficient (Positive) Zero Gate Voltage Drain Current (VDS = 30 Vdc, VGS = 0 Vdc, TJ = 25C) (VDS = 30 Vdc, VGS = 0 Vdc, TJ = 125C) Gate-Body Leakage Current (VGS = 20 Vdc, VDS = 0 Vdc) ON CHARACTERISTICS (Note 2) Gate Threshold Voltage (VDS = VGS, ID = 250 Adc) Temperature Coefficient (Negative) Static Drain-to-Source On-State Resistance (VGS = 10 Vdc, ID = 4 Adc) (VGS = 4.5 Vdc, ID = 2 Adc) Forward Transconductance (VDS = 3 Vdc, ID = 2 Adc) DYNAMIC CHARACTERISTICS Input Capacitance Output Capacitance Reverse Transfer Capacitance SWITCHING CHARACTERISTICS (Notes 2 & 3) Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Gate Charge (VDS = 10 Vdc, VGS = 10 Vdc, ID = 3.5 A) 35 (VDD = 20 Vdc, ID = 2 A, VGS = 10 V V, RG = 2 ) td(on) tr td(off) tf QT Q1 Q2 - - - - - - - 7.0 14 16 10 8.0 1.1 1.9 15 30 30 20 16 - - nC ns (VDS = 20 Vdc, VGS = 0 Vdc, Vd Vd f = 1.0 MHz) Ciss Coss Crss - - - 285 95 35 400 135 70 pF VGS(th) 1.0 - RDS(on) - - gFS - 6.0 - 0.048 0.065 0.060 0.080 Mhos 1.9 4.2 3.0 - Vdc mV/C V(BR)DSS 30 - IDSS - - IGSS - - 100 - - 1.0 10 nAdc - 32 - - Vdc mV/C Adc Symbol Min Typ Max Unit
BODY-DRAIN DIODE RATINGS (Note 2) Diode Forward On-Voltage Reverse Recovery Time (IS = 2 A, VGS = 0 V A V, dIS/dt = 100 A/s) Reverse Recovery Stored Charge (IS = 2 A, dIS/dt = 100 A/ms, VGS = 0 V) 2. Pulse Test: Pulse Width 300 s, Duty Cycle 2%. 3. Switching characteristics are independent of operating junction temperature. (IS = 2 Adc, VGS = 0 V) (IS = 2 Adc, VGS = 0 V, TJ = 150C) VSD trr ta tb QRR - - - - - - 0.82 0.63 14 10 4.0 0.008 1.0 - - - - - C Vdc ns
http://onsemi.com
2
NTMD4N03R2
TYPICAL MOSFET ELECTRICAL CHARACTERISTICS
8 ID, DRAIN CURRENT (AMPS) 8V 6 6V 5V 4 4.5 V 7 VDS 10 V ID, DRAIN CURRENT (AMPS) 6 5 4 3 TJ = 25C 2 1 0 1.0 0 1 2 TJ = 125C TJ = -55C 3 4 5
10 V
4V
3.6 V
2
VGS = 3 V
0 0 0.2 0.4 0.6
TJ = 25C 0.8
VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)
VGS, GATE-TO-SOURCE VOLTAGE (VOLTS)
Figure 1. On-Region Characteristics
RDS(on), DRAIN-TO-SOURCE RESISTANCE () RDS(on), DRAIN-TO-SOURCE RESISTANCE ()
Figure 2. Transfer Characteristics
0.10 VGS = 10 0.075 T = 125C
0.10 TJ = 25C 0.08 VGS = 4.5 V 0.06 VGS = 10 V 0.04
0.05
T = 25C T = -55C
0.025
0.02 0 2 3 4 5 6 7 8 ID, DRAIN CURRENT (AMPS)
0
2
3
4
5
6
7
8
ID, DRAIN CURRENT (AMPS) RDS(on), DRAIN-TO-SOURCE RESISTANCE (NORMALIZED)
Figure 3. On-Resistance versus Drain Current and Temperature
1.5 1.375 1.25 1.125 1 0.875 0.75 -50 10 -25 0 25 50 75 100 125 150 0 ID = 2 A VGS = 10 V 10,000
Figure 4. On-Resistance versus Drain Current and Gate Voltage
VGS = 0 V IDSS, LEAKAGE (nA)
1000 TJ = 150C
100 TJ = 125C
5
10
15
20
25
30
TJ, JUNCTION TEMPERATURE (C)
VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)
Figure 5. On-Resistance Variation with Temperature
Figure 6. Drain-to-Source Leakage Current versus Voltage
http://onsemi.com
3
NTMD4N03R2
POWER MOSFET SWITCHING Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (t) are determined by how fast the FET input capacitance can be charged by current from the generator. The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current (IG(AV)) can be made from a rudimentary analysis of the drive circuit so that t = Q/IG(AV) During the rise and fall time interval when switching a resistive load, VGS remains virtually constant at a level known as the plateau voltage, VSGP. Therefore, rise and fall times may be approximated by the following: tr = Q2 x RG/(VGG - VGSP) tf = Q2 x RG/VGSP where VGG = the gate drive voltage, which varies from zero to VGG RG = the gate drive resistance and Q2 and VGSP are read from the gate charge curve. During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are: td(on) = RG Ciss In [VGG/(VGG - VGSP)] td(off) = RG Ciss In (VGG/VGSP)
800 TJ = 25C Ciss C, CAPACITANCE (pF) 600 Crss
The capacitance (Ciss) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating td(on) and is read at a voltage corresponding to the on-state when calculating td(off). At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified. The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.
400 Ciss 200 Coss 0
VDS = 0 V VGS = 0 V
Crss 25
10
5 0 5 10 15 20 VGS VDS GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)
Figure 7. Capacitance Variation
http://onsemi.com
4
NTMD4N03R2
VGS, GATE-TO-SOURCE VOLTAGE (VOLTS) 10 30 QT VGS 20 6 VDS Q1 Q2 10 2 ID = 4 A TJ = 25C 0 0 1 2 3 4 5 6 7 8 9 10 Qg, TOTAL GATE CHARGE (nC) VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) 100 VDD = 15 V ID = 4 A VGS = 10 V t, TIME (ns)
td(off) tf tr
8
10 td(on)
4
0
1 1 10 RG, GATE RESISTANCE () 100
Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge
Figure 9. Resistive Switching Time Variation versus Gate Resistance
DRAIN-TO-SOURCE DIODE CHARACTERISTICS The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI. System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, trr, due to the storage of minority carrier charge, QRR, as shown in the typical reverse recovery wave form of Figure 14. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short trr and low QRR specifications to minimize these losses. The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by
4 IS, SOURCE CURRENT (AMPS) VGS = 0 V TJ = 25C 3
high di/dts. The diode's negative di/dt during ta is directly controlled by the device clearing the stored charge. However, the positive di/dt during tb is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of tb/ta serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy. Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter trr), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.
2
1
0 0.5 0.7 0.8 0.6 VSD, SOURCE-TO-DRAIN VOLTAGE (VOLTS) 0.9
Figure 10. Diode Forward Voltage versus Current http://onsemi.com
5
NTMD4N03R2
SAFE OPERATING AREA The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (TC) of 25C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance - General Data and Its Use." Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded, and that the transition time (tr, tf) does not exceed 10 s. In addition the
100 ID, DRAIN CURRENT (AMPS) VGS = 20 V SINGLE PULSE TC = 25C 1.0 ms 1 10 ms
total power averaged over a complete switching cycle must not exceed (TJ(MAX) - TC)/(RJC). A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.
EAS, SINGLE PULSE DRAIN-TO-SOURCE AVALANCHE ENERGY (mJ)
80 ID = 4.45 A 60
10
40
0.1
RDS(on) LIMIT THERMAL LIMIT PACKAGE LIMIT 0.1 1.0 10
dc
20
0.01 100 VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)
0
25
50
75
100
125
150
TJ, STARTING JUNCTION TEMPERATURE (C)
Figure 11. Maximum Rated Forward Biased Safe Operating Area
Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature
http://onsemi.com
6
NTMD4N03R2
TYPICAL ELECTRICAL CHARACTERISTICS
1.0 Rthja(t), EFFECTIVE TRANSIENT THERMAL RESISTANCE D = 0.5 0.2 0.1 0.05 0.02 0.01 0.01 CHIP JUNCTION 0.0106 W 0.0431 W 0.1643 W 0.3507 W 0.4302 W 0.0253 F 0.1406 F 0.5064 F 2.9468 F 177.14 F AMBIENT SINGLE PULSE 0.001 1.0E-05 1.0E-04 1.0E-03 1.0E-02 1.0E-01 t, TIME (s) 1.0E+00 1.0E+01 1.0E+02 1.0E+03
0.1
Figure 13. Thermal Response
di/dt IS trr ta tb TIME tp IS 0.25 IS
Figure 14. Diode Reverse Recovery Waveform
http://onsemi.com
7
NTMD4N03R2
PACKAGE DIMENSIONS
SO-8 CASE 751-07 ISSUE AB
-X- A
8 5 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07. DIM A B C D G H J K M N S MILLIMETERS MIN MAX 4.80 5.00 3.80 4.00 1.35 1.75 0.33 0.51 1.27 BSC 0.10 0.25 0.19 0.25 0.40 1.27 0_ 8_ 0.25 0.50 5.80 6.20 SOURCE 1 GATE 1 SOURCE 2 GATE 2 DRAIN 2 DRAIN 2 DRAIN 1 DRAIN 1 INCHES MIN MAX 0.189 0.197 0.150 0.157 0.053 0.069 0.013 0.020 0.050 BSC 0.004 0.010 0.007 0.010 0.016 0.050 0_ 8_ 0.010 0.020 0.228 0.244
B
1 4
S
0.25 (0.010)
M
Y
M
-Y- G C -Z- H D 0.25 (0.010)
M SEATING PLANE
K
N
X 45 _
0.10 (0.004)
M
J
ZY
S
X
S
SOLDERING FOOTPRINT*
1.52 0.060 7.0 0.275 4.0 0.155
STYLE 11: PIN 1. 2. 3. 4. 5. 6. 7. 8.
0.6 0.024
1.270 0.050
SCALE 6:1 mm inches
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850 ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder For additional information, please contact your local Sales Representative.
http://onsemi.com
8
NTMD4N03R2/D

▲Up To Search▲

Price & Availability of NTMD4N03R2

	To Download NTMD4N03R2 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .