|
|
![](images/bg04.gif) |
ON Semi
|
Part No. |
XC100EP111 ON3015
|
OCR Text |
hstl Clock Driver
The XC100EP111 is a low skew 1-to-10 differential driver, designed with clock distribution in mind. It accepts two clock sources into an input multiplexer. The ECL/PECL input signals can be either differential or single-e... |
Description |
LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL/hstlCLOCK DRIVER From old datasheet system
|
File Size |
128.97K /
8 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
XILINX
|
Part No. |
XC2C256
|
OCR Text |
... levels * SSTL2-1, SSTL3-1, and hstl-1 I/O compatibility - Hot pluggable
Description
The CoolRunnerTM-II 256-macrocell device is designed for both high performance and low power applications. This lends power savings to high-end communi... |
Description |
The CoolRunner™-II 256-macrocell device
|
File Size |
151.36K /
25 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
MOTOROLA INC
|
Part No. |
MCM64E836RS5.0
|
OCR Text |
hstl i/o fast sram the mcm64e918 / mcm64e836 are 8mbit pipelined burst synchronous late write fast static rams designed to provide very high data bandwidth in secondary cache applications. the mcm64e918 (organized as 512k words by 18 bits w... |
Description |
256K X 36 DDR SRAM, 0.2 ns, CBGA153
|
File Size |
508.76K /
24 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
MC100ES6111ACR2
|
OCR Text |
....5/3.3 v differential ecl/pecl/hstl fanout buffer the mc100es6111 is a bipolar monolithic differential clock fanout buffer. designed for most demanding clock distribution systems, the mc100es6111 supports various applications that re ... |
Description |
100E SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
|
File Size |
300.50K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
IDT88K8483BRI
|
OCR Text |
...i interface. alternatively, the hstl i/o may be used to provide a generic packet interface to a fpga. the device supports a maximum of 128 logical ports. applications ? ethernet transport ? sonet / sdh packet transport line cards ? broadb... |
Description |
SPECIALTY MICROPROCESSOR CIRCUIT, PBGA672
|
File Size |
1,170.72K /
162 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
MAXIM - Dallas Semiconductor
|
Part No. |
MAX9315
|
OCR Text |
hstl Clock and Data Driver
General Description Features
o +2.375V to +3.8V Supply for Differential hstl/LVPECL Operation o -2.375V to -3.8V Supply for Differential LVECL Operation o Two Selectable Differential Inputs o Synchronous Output ... |
Description |
1:5 Differential LVPECL/LVECL/hstl Clock and Data Driver
|
File Size |
179.91K /
11 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|