| |
|
 |
Hynix
|
| Part No. |
HY5W6B6DLF
|
| OCR Text |
...en this command is issued, data ouputs are disabled and become high impedance after two clock delay. During a WRITE operation, When this command is issued, data inputs can't be written with no clock delay.
Clock Suspend
The Clock Suspen... |
| Description |
4 Bank x 1 M x 16 Bit Synchronous DRAM
|
| File Size |
315.29K /
27 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
SUTEX[Supertex Inc]
SUTEX[Supertex, Inc]
|
| Part No. |
HV3922 HV3922DJ HV3922C
|
| OCR Text |
...V V V Conditions VCC = 5.5V All ouputs open VLL= -3.5V DRV(N) high or low VPP = 220V PD(N) high or low H = VCC L = 0V VCC = 4.5V, IOH = 20A VCC = 5.5V, IOL =-20A VPP = 203V, IOH=1.7mA VCC = 4.5V, IOH=100A VLL = -2.5V, IDL = -500A PD(N) = HI... |
| Description |
High Voltage PIN Diode Driver
|
| File Size |
437.57K /
5 Page |
View
it Online |
Download Datasheet |
| |
|
|
EXAR[Exar Corporation]
|
| Part No. |
XR16C864 XR16C864IQ XR16C864CQ
|
| OCR Text |
... for Intel bus interface, these ouputs become the interrupt outputs for channels B, C, and D. The output state is defined by the user through the software setting of MCR[3]. The interrupt outputs are set to the active mode when MCR[3] is se... |
| Description |
2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO
|
| File Size |
309.36K /
51 Page |
View
it Online |
Download Datasheet |
| |
|
|
AD[Analog Devices]
|
| Part No. |
ADN2816XCPZ ADN2816
|
| OCR Text |
...t Voltage Output Impedance LVDS ouputs Timing Rise Time Fall Time Setup Time Hold Time 2 I C INTERFACE DC CHARACTERISTICS Input High Voltage Input Low Voltage Input Current Output Low Voltage I2C INTERFACE TIMING SCK Clock Frequency SCK Pul... |
| Description |
Continuous Rate 12.3 Mb/s to 675 Mb/s Clock and Data Recovery IC
|
| File Size |
295.32K /
27 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
