|
|
![](images/bg04.gif) |
Integrated Circuit Syst...
|
Part No. |
82P33714
|
OCR Text |
...the active refer- ence for each dpll based on the reference monitors, priority tables, revertive and non-revertive settings and other programmable settings ? fractional-n input dividers enable the dplls to lock to a wide range of referenc... |
Description |
Differential reference inputs
|
File Size |
207.73K /
13 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Maxim Integrated Produc...
|
Part No. |
DS3105LN
|
OCR Text |
...age. features ? advanced dpll technology ? programmable pll bandwidth: 18hz to 400hz ? hitless reference switching, automatic or manual ? holdover on loss of all input references ? frequency conversion among sonet/sdh, p... |
Description |
Line Card Timing IC
|
File Size |
955.07K /
120 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Zarlink Semiconductor
|
Part No. |
ZL50019GAC ZL50019QCC
|
OCR Text |
...ated digital phase-locked loop (dpll) exceeds telcordia gr-1244-core stratum 4e specifications ? output clocks have less than 1 ns of jitter (except for the 1.544 mhz output) ? dpll provides holdover, freerun and jitter attenuation feat... |
Description |
Enhanced 2K digital switch with stratum 4E dpll.
|
File Size |
844.74K /
115 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|