|
|
|
CYPRESS
|
Part No. |
CY7C1302CV25-167BZC
|
OCR Text |
...uipped with qdrTM architecture. qdr architecture consists of two separate ports to access the memory array. The Read port has dedicated data outputs to support Read operations and the Write Port has dedicated data inputs to support Write op... |
Description |
9-Mbit Burst of Two Pipelined SRAMs with qdr(TM) Architecture
|
File Size |
293.89K /
19 Page |
View
it Online |
Download Datasheet |
|
|
|
Cypress
|
Part No. |
CY7C1563XV18-633BZXC CY7C1565XV18-633BZXC
|
OCR Text |
qdr ? ii+ xtreme sram four-word burst architecture (2.5 cycle read latency) cypress semiconductor corporation ? 198 champion court ? san jose , ca 95134-1709 ? 408-943-2600 document number: 001-70205 rev. *e revised november 19, 2014 72-... |
Description |
72-Mbit qdrII Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
|
File Size |
1,080.23K /
29 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|