| |
|
 |
Renesas Electronics Corporation
|
| Part No. |
M6MGT331S4BKT M6MGB331S4BKT
|
| OCR Text |
....) VCC=2.7 ~ 3.0V Ta=-40 ~ 85 C 52pin TSOP(Type-II), Lead pitch 0.4mm Outer-lead finishing:Sn-Cu
Supply Voltage Ambient Temperature Package
Application
Mobile communication products
PIN CONFIGURATION (TOP VIEW)
A15 A14 A13 A12 A1... |
| Description |
33,554,432-BIT (2,097,152 - WORD BY 16-BIT/4,194,304-WORD BY 8-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (262,144-WORD BY 16-BIT/524,288-WORD B
|
| File Size |
167.67K /
3 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Mitsubishi Electric Corporation
Mitsubishi Electric, Corp.
|
| Part No. |
MH64D72KLG-75 MH64D72KLG-10
|
| OCR Text |
...q=2.5v 0.2V
144pin 145pin
52pin 53pin
- Double data rate architecture; two data transf ers per clock cy c le - Bidirectional, data strobe (DQS) is transmitted/receiv ed with data - Dif f erential clock inputs (CLK and /CLK) - data ... |
| Description |
4 /831 /838 /208-BIT (67 /108 /864-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
4,831,838,208-BIT (67,108,864-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module 4831838208位（67108864 - Word72位），双数据速率同步DRAM模块
|
| File Size |
334.63K /
38 Page |
View
it Online |
Download Datasheet |
| |
|
|
Mitsubishi
|
| Part No. |
MH64D72KLH-10 MH64D72KLH-75
|
| OCR Text |
...q=2.5v 0.2V
144pin 145pin
52pin 53pin
- Double data rate architecture; two data transf ers per clock cy c le - Bidirectional, data strobe (DQS) is transmitted/receiv ed with data - Dif f erential clock inputs (CK0 and /CK0) - data ... |
| Description |
4 /831 /838 /208-BIT (67 /108 /864-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
|
| File Size |
358.25K /
39 Page |
View
it Online |
Download Datasheet |
| |
|
|
Mitsubishi Electric Corporation
|
| Part No. |
MH16D72AKLB-10 MH16D72AKLB-75
|
| OCR Text |
...q=2.5v 0.2V
144pin 145pin
52pin 53pin
- Double data rate architecture; two data transf ers per clock cy c le - Bidirectional, data strobe (DQS) is transmitted/receiv ed with data - Dif f erential clock inputs (CK0 and /CK0) - data ... |
| Description |
1 /207.959 /552-BIT (16 /777 /216-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
JT 41C 41#20 PIN GRND PLUG
|
| File Size |
356.34K /
39 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung
|
| Part No. |
SWL-A20S
|
| OCR Text |
...5 x 9.5 x 1.6 mm) with an LGA - 52pin peripheral footprint Low Power Consumption Cellular Coexistence Supported Standard 2,3 and 4 wire Bluetooth coexistence handshake supported Host Interface: SDIO and GSPI RoHS Compliant
1.2.1 Power Ma... |
| Description |
Atheros AR6002 WLAN Solution
|
| File Size |
465.00K /
24 Page |
View
it Online |
Download Datasheet |
| |
|
|
Renesas
|
| Part No. |
M6MGB321S8TP M6MGT321S8TP
|
| OCR Text |
...mperature Package Ta=-20 ~ 85 C 52pin TSOP(Type-II), Lead pitch 0.4mm
Application
Mobile communication products
PIN CONFIGURATION (TOP VIEW)
A15 A14 A13 A12 A11 A10 A9 A8 A19 S-CE1# WE# F-RP# F-WP# S-VCC S-CE2 F-RY/BY# A20 A18 A17 A... |
| Description |
CMOS SRAM
|
| File Size |
90.17K /
3 Page |
View
it Online |
Download Datasheet |
| |
|
|
Mitsubishi Electric Corporation
|
| Part No. |
MH32D72AKLA-75 MH32D72AKLA-10
|
| OCR Text |
...q=2.5v 0.2V
144pin 145pin
52pin 53pin
- Double data rate architecture; two data transf ers per clock cy c le - Bidirectional, data strobe (DQS) is transmitted/receiv ed with data - Dif f erential clock inputs (CLK and /CLK) - data ... |
| Description |
2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
|
| File Size |
374.29K /
38 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
