| |
|
 |
Atmel corp
|
| Part No. |
PC7410NBSP
|
| OCR Text |
...Independent Execution Units and Three Register Files Write-back and Write-through Operations fINT Max = 450 MHz (500 MHz to be confirmed) fB...way set associative branch target instruction cache (BTIC) for eliminating branch delay slots Full h... |
| Description |
32-bit RISC Microprocessor, 400-450 MHZ
|
| File Size |
545.21K /
46 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
FREESCALE[Freescale Semiconductor, Inc]
|
| Part No. |
MPC7447A_06
|
| OCR Text |
...on Stations (2) Completes up to three instructions per clock VR File 16 Rename Buffers Integer Unit 2 x/ Vector FPU 32-Bit 128-Bit 128-Bit +...way set-associative) branch target instruction cache (BTIC), a cache of branch instructions that hav... |
| Description |
RISC Microprocessor Hardware Specifications
|
| File Size |
1,013.89K /
56 Page |
View
it Online |
Download Datasheet |
| |
|
|
FREESCALE SEMICONDUCTOR INC
|
| Part No. |
MC7457VG733NC
|
| OCR Text |
...n cache at a time. ? as many as three instructions can be dispatched to the issue queues at a time. ? as many as 12 instructions can be in t...way set associative) branch target in struction cache (btic), a cache of branch instructions that... |
| Description |
32-BIT, 733 MHz, RISC PROCESSOR, CBGA483
|
| File Size |
1,669.82K /
73 Page |
View
it Online |
Download Datasheet |
| |
|
|
MOTOROLA[Motorola, Inc]
|
| Part No. |
MPC750
|
| OCR Text |
...n into subtasks, implemented as three successive stages. Typically, a floating-point instruction can occupy only one of the three stages at ...way set-associative, physically addressed caches for instructions and data and independent instructi... |
| Description |
MPC750 RISC Microprocessor
|
| File Size |
311.09K /
31 Page |
View
it Online |
Download Datasheet |
| |
|
|
MOTOROLA[Motorola, Inc]
|
| Part No. |
MPC859TTSD MPC859DSL MPC859P MPC859T MPC859TTS
|
| OCR Text |
...) channels on the MPC859DSL. -- Three parallel I/O registers with open-drain capability Four baud rate generators -- Independent (can be con...way, set associative with physical addressing. It allows single-cycle access on hits with no added l... |
| Description |
PowerQUICC⑩ Family Technical Summary
|
| File Size |
272.11K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
