|
|
|
IDT
|
Part No. |
ICS889872
|
OCR Text |
...t and enable/disable pin. w hen low, resets the divider select, and align bank a and bank b edges. in addition, when low, bank a and bank...jitter on the input will equal the jitter on the output. the part does not add jitter. symbol param... |
Description |
DIFFERENTIAL-TO-LVDS BUFFER/DIVIDER W/INTERNAL TERMINATION
|
File Size |
1,045.91K /
14 Page |
View
it Online |
Download Datasheet |
|
|
|
PhaseLink
|
Part No. |
PLL205-16
|
OCR Text |
...d interval. it will generate a low reset output when timer expired. spread spectrum 0.25% center, 0.5% center, 0.75% center, and 0 to - 0.5% downspread. 50% duty cycle with low jitter. available in 300 mil 48 pin sso... |
Description |
Programmable Clock Generator
|
File Size |
272.38K /
16 Page |
View
it Online |
Download Datasheet |
|
|
|
PhaseLink
|
Part No. |
PLL205-14
|
OCR Text |
...nd interval. it will generate a low reset output when timer expired. spread spectrum 0.25% center, 0.5% center, 0.75% center, and 0 to -0.5% downspread. 50% duty cycle with low jitter. available in 300 mil 48 pin ssop. block ... |
Description |
Programmable Clock Generator
|
File Size |
288.85K /
13 Page |
View
it Online |
Download Datasheet |
|
|
|
PhaseLink
|
Part No. |
PLL205-04
|
OCR Text |
...nspread. 50% duty cycle with low jitter. available in 300 mil 48 pin ssop. block diagram pin configuration note: ^: pull up v: pull down #: active low * : bi-directional up latched at power-up power group vdd1: ref(0:1),... |
Description |
Programmable Clock Generator
|
File Size |
262.37K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|