| |
|
 |
AMI[AMI SEMICONDUCTOR]
|
| Part No. |
AMIS-722402
|
| OCR Text |
...sensor and identically behaving subsequent sensors. The start input control (SIC) defines whether a sensor will be the first sensor that self-starts the readout of its pixels or will be a subsequent sensor that waits for the SI before start... |
| Description |
Contact Image Sensor
|
| File Size |
643.19K /
15 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Alliance Semiconductor, Corp.
ALSC[Alliance Semiconductor Corporation]
Alliance Semiconductor Corp...
|
| Part No. |
AS7C33128PFD36A-166TQI AS7C33128PFD32A AS7C33128PFD32A-100TQC AS7C33128PFD32A-100TQI AS7C33128PFD32A-133TQC AS7C33128PFD32A-133TQI AS7C33128PFD32A-150TQC AS7C33128PFD32A-150TQI AS7C33128PFD32A-166TQC AS7C33128PFD32A-166TQI AS7C33128PFD36A AS7C33128PFD36A-100TQC AS7C33128PFD36A-100TQI AS7C33128PFD36A-133TQC AS7C33128PFD36A-133TQI AS7C33128PFD36A-150TQC AS7C33128PFD36A-150TQI AS7C33128PFD36A-166TQC
|
| OCR Text |
... burst advance pin (ADV) allows subsequent internally generated burst addresses. Read cycles are initiated with ADSP (regardless of WE and ADSC) using the new external address clocked into the on-chip address register when ADSP is sampled L... |
| Description |
3.3V 128K x 36 pipeline synchronous SRAM, clock speed - 150MHz
3.3V 128K x 36 pipeline synchronous SRAM, clock speed - 133MHz
3.3V 128K x 36 pipeline synchronous SRAM, clock speed - 100MHz
3.3V 128K x 32 pipeline synchronous SRAM, clock speed - 166MHz
3.3V 128K x 32 pipeline synchronous SRAM, clock speed - 150MHz
3.3V 128K x 32 pipeline synchronous SRAM, clock speed - 133MHz
3.3V 128K x 32 pipeline synchronous SRAM, clock speed - 100MHz
3.3V 128K X 32/36 pipeline burst synchronous SRAM 128K X 32 STANDARD SRAM, 10 ns, PQFP100
|
| File Size |
215.12K /
11 Page |
View
it Online |
Download Datasheet |
| |
|
|
Holt Integrated Circuit...
|
| Part No. |
HI-6011CDT
|
| OCR Text |
...d by pulling the rd pin low. subsequent byte reads are performed by cycling rd high and then low for each additional byte read. similarly, byte writes are enabled in the same way by pulling the wr pin low and cycling high and then l... |
| Description |
ARINC 429 Transmitter / Dual Receiver for 8-Bit Bus
|
| File Size |
334.88K /
13 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
