|
|
![](images/bg04.gif) |
Nanya Technology, Corp.
|
Part No. |
M1Y1G64TU8HA0B-3C M1U1G64TU8HA0F-3C M1U1G64TU8HA0B-3C
|
OCR Text |
... dqs0-dqs8 bidirectional data strobes cas column address strobe dm0-dm8/dqs9-17 input data mask/high data strobes we write enable dqs0 - dqs17 differential data strobes cs0 , cs1 chip selects v dd power (1.8v) a0-a9, a11-a1... |
Description |
128M X 64 DDR DRAM MODULE, 0.45 ns, DMA240 GREEN, DIMM-240 128M X 64 DDR DRAM MODULE, 0.45 ns, DMA240 DIMM-240
|
File Size |
174.23K /
20 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Hynix Semiconductor, Inc.
|
Part No. |
HYMP525P72BP4-S5 HYMP512P72BP4-S5
|
OCR Text |
...mn address strobe dqs(0~8) data strobes we write enable dqs (0~8) data strobes,negative line s 0,s 1 chip select input dm(0~8), dqs(9~17) data maskes/data strobes a0~a9, a11~a13 address input dqs (9~17) data strobes,negative line a10/ap add... |
Description |
256M X 72 DDR DRAM MODULE, 0.4 ns, DMA240 ROHS COMPLIANT, DIMM-240 128M X 72 DDR DRAM MODULE, 0.4 ns, DMA240 ROHS COMPLIANT, DIMM-240
|
File Size |
324.90K /
26 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Hynix Semiconductor, Inc.
|
Part No. |
HYMP125P72BMP4L-Y5
|
OCR Text |
...mn address strobe dqs(0~8) data strobes we write enable dqs (0~8) data strobes,negative line s 0,s 1 chip select input dm(0~8), dqs(9~17) data maskes/data strobes a0~a9, a11~a13 address input dqs (9~17) data strobes,negative line a10/ap add... |
Description |
|
File Size |
329.75K /
22 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Hynix Semiconductor, Inc. HYNIX SEMICONDUCTOR INC
|
Part No. |
HYMP125P72AP4-Y5 HYMP112P72AP8-Y5 HYMP112P72AP8-C4 HYMP125P72AP4-C4 HYMP351P72AMP4-C4
|
OCR Text |
...mn address strobe dqs(0~8) data strobes we write enable dqs (0~8) data strobes,negative line s 0,s 1 chip select input dm(0~8),dqs(9~17) data maskes/data strobes a0~a9,a11~a13 address input dqs(9~17) data strobes,negative line a10/ap addres... |
Description |
256M X 72 DDR DRAM MODULE, 0.45 ns, DMA240 ROHS COMPLIANT, DIMM-240 128M X 72 DDR DRAM MODULE, 0.45 ns, DMA240 ROHS COMPLIANT, DIMM-240 128M X 72 DDR DRAM MODULE, 0.5 ns, DMA240 ROHS COMPLIANT, DIMM-240 256M X 72 DDR DRAM MODULE, 0.5 ns, DMA240 512M X 72 DDR DRAM MODULE, 0.5 ns, DMA240
|
File Size |
264.96K /
24 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Hynix Semiconductor, Inc.
|
Part No. |
HYMP112R72P8-C4
|
OCR Text |
...mn address strobe dqs(0~8) data strobes we write enable dqs (0~8) data strobes,negative line s 0,s 1 chip select input dm(0~8),dqs(9~17) data maskes/data strobes a0~a9,a11~a13 address input dqs(9~ 17) data strobes,negative line a10/ap addre... |
Description |
128M X 72 DDR DRAM MODULE, 0.5 ns, DMA240 ROHS COMPLIANT, DIMM-240
|
File Size |
529.60K /
24 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Hynix Semiconductor, Inc.
|
Part No. |
HYMP112R72AP8-C4
|
OCR Text |
...mn address strobe dqs(0~8) data strobes we write enable dqs (0~8) data strobes,negative line s 0,s 1 chip select input dm(0~8),dqs(9~17) data maskes/data strobes a0~a9,a11~a13 address input dqs(9~17) data strobes,negative line a10/ap addres... |
Description |
128M X 72 DDR DRAM MODULE, 0.5 ns, DMA240 ROHS COMPLIANT, DIMM-240
|
File Size |
281.35K /
24 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Hynix Semiconductor, Inc.
|
Part No. |
HMT125S6AFP6C-S5 HMT125S6AFP6C-S6
|
OCR Text |
...ntrol inputs except data, data strobes and data masks latched on the rising edges of the clock ? programmable cas latency 5, 6, 7, 8, 9, 10, and (11) supported ? programmable additive latency 0, cl-1 and cl-2 sup- ported ? ... |
Description |
256M X 64 DDR DRAM MODULE, 20 ns, DMA204 LEAD FREE, SODIMM-204
|
File Size |
617.86K /
51 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
![HYB18H512321BF-10 HYB18H512321BF-08](Maker_logo/qimonda_ag.GIF)
Qimonda AG
|
Part No. |
HYB18H512321BF-10 HYB18H512321BF-08
|
OCR Text |
...irectional read and write data strobes are transmitted simultaneously with read and write data respectively in order to capture data properly at the receivers of both the graphics sdram and the controller . data strobes are organized per... |
Description |
16M X 32 SYNCHRONOUS GRAPHICS RAM, 0.21 ns, PBGA136 10 X 14 MM, GREEN, PLASTIC, MO-207IDR-Z, TFBGA-136 16M X 32 SYNCHRONOUS GRAPHICS RAM, 0.2 ns, PBGA136 10 X 14 MM, GREEN, PLASTIC, MO-207IDR-Z, TFBGA-136
|
File Size |
1,338.88K /
40 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|