Part Number Hot Search : 
04424 PA50A MA26P07 153KA 0SR2M 470YZF MAX693 J170A
Product Description
Full Text Search
  rate-selectable Datasheet PDF File

For rate-selectable Found Datasheets File :: 12664    Search Time::1.36ms    
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | <14> | 15 |   

    ICS9248-77 ICS9248YF-77 ICS9248YF-77LF AV9248F-77

ICST[Integrated Circuit Systems]
Integrated Device Technology, Inc.
ADDtek, Corp.
Part No. ICS9248-77 ICS9248YF-77 ICS9248YF-77LF AV9248F-77
OCR Text ...ad" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes. To simplify the clock generator I2C interface,...
Description Frequency timing generator for Pentium II system
820 Single Chip Clock, Supports 66.6 - 150MHz
Frequency Timing Generator for PENTIUM II Systems
20-Bit Buffers/Drivers With 3-State Outputs 56-SSOP -40 to 85
150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 SSOP-48
Replaced by SN74ABT16373A : 16-Bit Transparent D-Type Latches With 3-State Outputs 48-SSOP -40 to 85 频率的奔腾II系统时序发生

File Size 311.66K  /  14 Page

View it Online

Download Datasheet





    ICS9248-81 ICS9248YF-81 AV9248F-81

ICST[Integrated Circuit Systems]
Integrated Device Technology, Inc.
Part No. ICS9248-81 ICS9248YF-81 AV9248F-81
OCR Text ...ad" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes. To simplify the clock generator I2C interface,...
Description Frequency generator and integrated buffer
Single Chip, SIS 530/620 133MHz System Clock with AGP Clocks
Frequency Generator & Integrated Buffers
133.3 MHz, OTHER CLOCK GENERATOR, PDSO48 0.300 INCH, SSOP-48

File Size 541.76K  /  18 Page

View it Online

Download Datasheet

    ICS9248-87 ICS9248YF-87 ICS9248YF-87LF AV9248F-87

Integrated Device Technology, Inc.
ICST[Integrated Circuit Systems]
Integrated Circuit Syst...
Part No. ICS9248-87 ICS9248YF-87 ICS9248YF-87LF AV9248F-87
OCR Text ...ad" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3....selectable through I2C. Entries 1 -16 are also selectable through FS pins. 2) The IOAPIC Frequency c...
Description Frequency generator and integrated buffer for Celeron and PII/III
150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 0.300 INCH, SSOP-48
16-Bit Transparent D-Type Latches With 3-State Outputs 48-TSSOP -40 to 85
810E Single Chip Clock, Supports 66 - 155MHz (P)
Frequency Generator & Integrated Buffers for Celeron & PII/III⑩
Frequency Generator & Integrated Buffers for Celeron & PII/III?

File Size 359.72K  /  13 Page

View it Online

Download Datasheet

    ICS9248-90 ICS9248YF-90-T ICS9248YF-90LF-T

Integrated Circuit Syst...
ICST[Integrated Circuit Systems]
Integrated Device Technology, Inc.
Part No. ICS9248-90 ICS9248YF-90-T ICS9248YF-90LF-T
OCR Text ...rovide greater than 1 V/ns slew rate into 30pF loads. CPUCLK outputs typically provide better than 1V/ns slew rate into 20pF loads while maintaining 50 5% duty cycle. The REF and 24 and 48 MHz clock outputs typically provide better than 0.5...
Description BX Single Clock, Supports 66.6 - 150MHz
Frequency Generator & Integrated Buffers for PENTIUM/ProTM
132.99 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 0.300 INCH, SSOP-48

File Size 280.34K  /  16 Page

View it Online

Download Datasheet

    ICS9248-92 ICS9248YG-92

ICST[Integrated Circuit Systems]
Part No. ICS9248-92 ICS9248YG-92
OCR Text ...rovide greater than 1 V/ns slew rate into 20pF loads. This device meets rise and fall requirements with 2 loads per CPU output (ie, one cloc...selectable as 24 or 48MHz 2.5V outputs: CPU 3.3V outputs: SDRAM, PCI, REF, 48/24 MHz No power supply...
Description Single Chip; BX/MX/MX , System Clock
Mobile Pentium IITM System Clock Chip

File Size 339.46K  /  14 Page

View it Online

Download Datasheet

    ICS9248-96

Integrated Circuit Systems
Part No. ICS9248-96
OCR Text ...ad" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes. To simplify the clock generator I2C interface,...
Description 20-Bit Bus-Interface D-Type Latches With 3-State Outputs 56-SSOP -40 to 85
Frequency Generator & Integrated Buffers for Celeron & PII/III

File Size 385.82K  /  12 Page

View it Online

Download Datasheet

    ISPLSI1032EA-170LT100 ISPLSI1032EA-200LT100 1032EA ISPLSI1032EA-100LT100 ISPLSI1032EA-125LT100 ISPLS1032EA-100LT100 ISPL

LATTICE[Lattice Semiconductor]
Lattice Semiconductor Corporation
Lattice Semiconductor, Corp.
Part No. ISPLSI1032EA-170LT100 ISPLSI1032EA-200LT100 1032EA ISPLSI1032EA-100LT100 ISPLSI1032EA-125LT100 ISPLS1032EA-100LT100 ISPLS1032EA-125LT100 ISPLS1032EA-170LT100 ISPLS1032EA-200LT100
OCR Text ...cks -- Programmable Output Slew Rate Control to Minimize Switching Noise -- Flexible Pin Placement -- Optimized Global Routing Pool Provides...selectable 3.3V or 5V I/O and open-drain output options. The basic unit of logic on the ispLSI 1032E...
Description 60 MHz in-system prommable high density PLD
170 MHz in-system prommable high density PLD
125 MHz in-system prommable high density PLD
100 MHz in-system prommable high density PLD
Shielded Paired Cable; Number of Conductors:8; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyethylene; Shielding Material:Aluminum Foil/Polyester Tape/Tinned Copper Braid; Number of Pairs:4 RoHS Compliant: Yes
In-System Programmable High Density PLD 在系统可编程高密度可编程逻辑器件

File Size 194.96K  /  16 Page

View it Online

Download Datasheet

    ISPLSI1048EA-100LQ128 ISPLSI1048EA-100LT128 ISPLSI1048EA-125LQ128 ISPLSI1048EA-125LT128 ISPLSI1048EA-170LQ128 ISPLSI1048

Lattice Semiconductor Corporation
LATTICE[Lattice Semiconductor]
Part No. ISPLSI1048EA-100LQ128 ISPLSI1048EA-100LT128 ISPLSI1048EA-125LQ128 ISPLSI1048EA-125LT128 ISPLSI1048EA-170LQ128 ISPLSI1048EA-170LT128 1048EA
OCR Text ...cks -- Programmable Output Slew Rate Control to Minimize Switching Noise -- Flexible Pin Placement -- Optimized Global Routing Pool Provides...selectable 3.3V or 5V I/O and open-drain output options. The basic unit of logic on the ispLSI 1048E...
Description In-System Programmable High Density PLD

File Size 178.53K  /  14 Page

View it Online

Download Datasheet

    ISPLSI2032E ISPLSI2032E-110LJ44 ISPLSI2032E-110LT44 ISPLSI2032E-110LT48 ISPLSI2032E-135LJ44 ISPLSI2032E-135LT44 ISPLSI20

Lattice Semiconductor Corporation
Lattice Semiconductor, Corp.
Part No. ISPLSI2032E ISPLSI2032E-110LJ44 ISPLSI2032E-110LT44 ISPLSI2032E-110LT48 ISPLSI2032E-135LJ44 ISPLSI2032E-135LT44 ISPLSI2032E-135LT48 ISPLSI2032E-180LJ44 ISPLSI2032E-180LT44 ISPLSI2032E-180LT48 ISPLSI2032E-200LJ44 ISPLSI2032E-200LT44 ISPLSI2032E-200LT48 ISPLSI2032E-225LJ44 ISPLSI2032E-225LT44 ISPLSI2032E-225LT48 2032E
OCR Text ...cks -- Programmable Output Slew Rate Control to Minimize Switching Noise -- Flexible Pin Placement -- Optimized Global Routing Pool Provides...selectable through the ispDesignEXPERT software tools. 2 Specifications ispLSI 2032E Absolute...
Description In-SystemProgrammableSuperFASTHighDensityPLD
In-System Programmable SuperFASTHigh Density PLD
In-System Programmable SuperFAST High Density PLD 在系统可编程超快高密度可编程逻辑器件

File Size 169.72K  /  14 Page

View it Online

Download Datasheet

    ISPLSI2032VE ISPLSI2032VE-110LB49 ISPLSI2032VE-110LJ44 ISPLSI2032VE-110LT44 ISPLSI2032VE-110LT48 ISPLSI2032VE-135LB49 IS

LATTICE[Lattice Semiconductor]
Lattice Semiconductor Corporation
Lattice Semiconductor, Corp.
Part No. ISPLSI2032VE ISPLSI2032VE-110LB49 ISPLSI2032VE-110LJ44 ISPLSI2032VE-110LT44 ISPLSI2032VE-110LT48 ISPLSI2032VE-135LB49 ISPLSI2032VE-135LJ44 ISPLSI2032VE-135LT44 ISPLSI2032VE-135LT48 ISPLSI2032VE-180LB49 ISPLSI2032VE-180LJ44 ISPLSI2032VE-180LT44 ISPLSI2032VE-180LT48 ISPLSI2032VE-225LB49 ISPLSI2032VE-225LJ44 ISPLSI2032VE-225LT44 ISPLSI2032VE-225LT48 2032VE ISPLSI2032VE-225LB44
OCR Text ...cks -- Programmable Output Slew Rate Control -- Flexible Pin Placement -- Optimized Global Routing Pool Provides Global Interconnectivity * ...selectable through the ispDesignEXPERT software tools. 2 CLK 0 CLK 1 CLK 2 Generic Logic Bl...
Description 225 MHz 3.3V in-system prommable superFAST high density PLD
3.3V In-System Programmable High Density SuperFAST?/a> PLD
3.3V In-System Programmable High Density SuperFAST?/a> PLD
3.3V In-System Programmable High Density SuperFAST⑩ PLD
3.3V In-System Programmable High Density SuperFAST PLD
IC,Normally-Open Panel-Mount Solid-State Relay,1-CHANNEL,M:HL048HD4.4
IC,Normally-Open Panel-Mount Solid-State Relay,1-CHANNEL,M:HL048HD4.3
IC,Normally-Closed Panel-Mount Solid-State Relay,1-CHANNEL,M:HL048HD4.4 EE PLD, 13 ns, PQCC44
3.3V In-System Programmable High Density SuperFASTPLD EE PLD, 13 ns, PQFP44
3.3V In-System Programmable High Density SuperFASTPLD EE PLD, 6 ns, PQCC44
3.3V In-System Programmable High Density SuperFASTPLD 3.3在系统可编程高密度PLD的超快⑩
3.3VIn-SystemProgrammableHighDensitySuperFASTPLD

File Size 174.87K  /  14 Page

View it Online

Download Datasheet

For rate-selectable Found Datasheets File :: 12664    Search Time::1.36ms    
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | <14> | 15 |   

▲Up To Search▲

 




Price and Availability




 
Price & Availability of rate-selectable

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X
1.3213939666748