|
|
![](images/bg04.gif) |
Lattice
|
Part No. |
PALCE16V8 P16V8
|
OCR Text |
...ops power up to a logic LOW for predictable system initialization. Outputs of the PALCE16V8 will depend on whether they are selected as registered or combinatorial. If registered is selected, the output will be HIGH. If combinatorial is sel... |
Description |
EE CMOS (Zero-Power) 20-Pin Universal Programmable Array Logic From old datasheet system
|
File Size |
409.15K /
32 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Philips
|
Part No. |
74HC_HCT74
|
OCR Text |
...OW-to-HIGH clock transition for predictable operation. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.
TYPICAL SYMBOL tPHL/ tPLH PARAMETER propagation delay nCP to nQ, nQ n... |
Description |
Dual D-type flip-flop with set and
|
File Size |
81.53K /
13 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|