|
|
![](images/bg04.gif) |
Xilinx, Inc. XILINX INC
|
Part No. |
XA3S200-4TQG144I XA3S400-4FGG456I XA3S200-4VQG100I XA3S50-4VQG100Q XA3S1500-4FGG456I
|
OCR Text |
...aling standard lvds_25 ye s bus blvds_25 no extended mode lvdsext_25 ye s lvpecl low-voltage positive emitter-coupled logic 2.5 n/a lvpecl_25 no rsds reduced-swing differential signaling 2.5 n/a rsds_25 no hstl differential high-speed tran... |
Description |
XA3S200-4TQG144I FPGA, 480 CLBS, 200000 GATES, PQFP144 XA3S400-4FGG456I FPGA, 896 CLBS, 400000 GATES, PBGA456 AUTOMOTIVE FPGA, 480 CLBS, 200000 GATES, PQFP100 FPGA, 192 CLBS, 50000 GATES, PQFP100 Revolutionary 90-nanometer process technology Revolutionary 90-nanometer process technology
|
File Size |
197.79K /
8 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Xilinx, Inc.
|
Part No. |
XA3S1000-4FG456I
|
OCR Text |
...naling standard lvds_25 yes bus blvds_25 no extended mode lvdsext_25 yes lvpecl low-voltage positive emitter-coupled logic 2.5 n/a lvpecl_25 no rsds reduced-swing differential signaling 2.5 n/a rsds_25 no
spartan-3 automotive xa fpga fam... |
Description |
XA3S1000-4FG456I FPGA, 1920 CLBS, 1000000 GATES, PBGA456
|
File Size |
66.89K /
6 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
XILINX INC
|
Part No. |
XC6SLX100T-3FG900C XC6SLX25-3CSG324C XC6SLX25-1LFG484I XC6SLX25-1LFGG484I XC6SLX75-2CSG484C XC6SLX75-1LFG484C XC6SLX75-2CSG484I
|
OCR Text |
...hen using the lvds_25, lvds_33, blvds _25, lvpecl_25, rsds_25, rsds_33, ppds_25, and ppds_33 i/o standards on inputs. lvpecl_33 is not supported in the -1l devices. 6. configuration data is retained even if v cco drops to 0v. 7. includes... |
Description |
FPGA, 862 MHz, PBGA900 FPGA, 862 MHz, PBGA324 FPGA, 500 MHz, PBGA484 FPGA, 667 MHz, PBGA484
|
File Size |
1,521.00K /
76 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
XILINX INC
|
Part No. |
XC2V3000-6FF1517C
|
OCR Text |
... naling i/o standards: lvds blvds (bus lvds) ulvds ldt lvpecl two adjacent pads are used for each differential pair. two or four iob blocks connect to one switch matrix to access the routing resources. configurable logic blocks (c... |
Description |
FPGA, 3584 CLBS, 3000000 GATES, PBGA1517
|
File Size |
685.20K /
70 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|