| |
|
 |
MAXIM - Dallas Semiconductor
|
| Part No. |
DS21604 DS21602 DS21600
|
| OCR Text |
... with frame-sync output, can be phase-aligned to a frame-sync input. The devices are fully compatible with the LXP600A, LXP602, and LXP604, and operate from either a 5V or 3.3V supply. All operation modes include a standard 8kHz output. The... |
| Description |
Clock Rate Adapter
|
| File Size |
243.65K /
13 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Mitel Semiconductor
|
| Part No. |
MA808DGNBSP MA808DPNBSP MA808DP
|
| OCR Text |
... the Exchange s Compensation of Phase Jitter, Meeting the Requirements of CCITT s Detection and Indication of Loss of Frame Alignment s Prov...aligned must be applied to the frame aligner along with a synchronous clock (RCK). A time slot zero ... |
| Description |
PCM Receiver
From old datasheet system
|
| File Size |
158.23K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
MK1575-01
|
| OCR Text |
Phase-Locked Loop (PLL) designed for clock synthesis and synchronization in cost sensitive applications. The device is optimized to accept a...aligned):
Addr FS2:0
000 001 010 011
Input Clock
8 kHz 8 kHz 8 kHz 8 kHz
Output Clocks (M... |
| Description |
Low Cost Clock Recovery PLL
|
| File Size |
127.56K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink
|
| Part No. |
MT9044
|
| OCR Text |
...Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary...aligned as shown in Figure 19. Test Mode Select (TTL Input). JTAG signal that controls the state tra... |
| Description |
T1/E1/OC3 System Synchronizer
|
| File Size |
620.54K /
32 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
