Part Number Hot Search : 
74LVC1 U3262A02 LVT6SG LTC38 C8051F0 LTC2420 MC140 R5322N
Product Description
Full Text Search
  edge span Datasheet PDF File

For edge span Found Datasheets File :: 1132    Search Time::3.781ms    
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | <11> | 12 | 13 | 14 | 15 |   

    HI7191 HI7191IB HI7191IP FN4138 HI7190EVAL

INTERSIL[Intersil Corporation]
Part No. HI7191 HI7191IB HI7191IP FN4138 HI7190EVAL
OCR Text ...Width Data Setup to SCLK Rising edge (Write), tDSU Data Hold from SCLK Rising edge (Write), tDHLD Data Read Access from Instruction Byte Wri...span, defines the minimum and maximum input voltages the device can handle while still calibrating p...
Description From old datasheet system
24-Bit, High Precision, Sigma Delta A/D Converter

File Size 185.84K  /  24 Page

View it Online

Download Datasheet





    AD7722 AD7722AS

AD[Analog Devices]
Part No. AD7722 AD7722AS
OCR Text ...Relinquish Time after RD Rising edge CS to RD Hold Time RD to DRDY High Time SYNC/RESET Input Pulse Width DVAL Low Delay from SYNC/RESET SYN...span. When an overflow condition is detected, DVAL is set low for 64 CLKIN cycles, (one output perio...
Description 16-Bit, 195 kSPS CMOS, Sigma-Delta ADC

File Size 518.99K  /  24 Page

View it Online

Download Datasheet

    AD9225 AD9225AR AD9225ARS AD9225-EB

AD[Analog Devices]
Part No. AD9225 AD9225AR AD9225ARS AD9225-EB
OCR Text ...and is measured from the rising edge of the clock input to when the input signal is held for conversion. SIGNAL-TO-NOISE AND DISTORTION (S/...span = 4.0 V p-p, VCM = 2.5 V Differential Input) Figure 6. SINAD vs. Input Frequency (Input span...
Description 12-Bit , 25 MSPS Monolithic A/D Converter
Complete 12-Bit, 25 MSPS Monolithic A/D Converter

File Size 321.42K  /  24 Page

View it Online

Download Datasheet

    INTERSIL[Intersil Corporation]
Part No. ISL5727 ISL5727IN ISL5727EVAL1 INTERSILCORP-ISL5727IN
OCR Text ...annel Power = 65dB at 19.2MHz * edge/GSM SFDR = 83dBc at 11MHz in 20MHz Window Ordering Information PART NUMBER ISL5727IN ISL5727EVAL1 T...span (Notes 4, 8) fCLK = 210MSPS, fOUT = 40.4MHz, 30MHz span (Notes 4, 8) fCLK = 130MSPS, fOUT = 20....
Description Dual 10-bit, 3.3V, 260 MSPS, high speed D/A converter. Clock speed 260 MHz.
   Dual 10-bit, 3.3V, 260 MSPS, High Speed D/A Converter

File Size 661.56K  /  13 Page

View it Online

Download Datasheet

    RTH010 RTH010DIE RTH010QFP

List of Unclassifed Manufacturers
ETC
N.A.
Part No. RTH010 RTH010DIE RTH010QFP
OCR Text ...H output if sub-sampling a fast-edge repetitive wave form. Output is settled ta2 + ts2 after CLK2(B) downward transition. The differential p...span a time shorter than the time scale important for 1/f noise. For white-noise caused jitter, the ...
Description 9GHz Bandwidth 1GS/s Dual Track-and-Hold

File Size 709.37K  /  11 Page

View it Online

Download Datasheet

    AD1980 AD1980JST AD1953YST AD1953YSTRL AD1953YSTRL7 EVAL-AD1953EB AD1953

AD[Analog Devices]
Part No. AD1980 AD1980JST AD1953YST AD1953YSTRL AD1953YSTRL7 EVAL-AD1953EB AD1953
OCR Text ...cy SYNC Period Setup to Falling edge of BIT_CLK Hold from Falling edge of BIT_CLK BIT_CLK Rise Time BIT_CLK Fall Time SYNC Rise Time SYNC Fall Time SDATA_IN Rise Time SDATA_IN Fall Time SDATA_OUT Rise Time SDATA_OUT Fall Time End of Slot 2 ...
Description AC 7 SoundMAX Codec
AC 97 SoundMAX Codec
SigmaDSP 3-Channel, 26-Bit Signal Processing DAC
AC ’97 SoundMAX Codec
SigmaDSP⑩ 3-Channel, 26-Bit Signal Processing DAC

File Size 655.62K  /  32 Page

View it Online

Download Datasheet

    AD5040 AD5063 AD5062 AD5060 AD5061 AD5060ARJZ-2REEL7 AD5040BRJZ-500RL7 AD5040BRJZ-REEL7 AD5060ARJZ-3500RL7 AD5060BRJZ-25

AD[Analog Devices]
Analog Devices, Inc.
Part No. AD5040 AD5063 AD5062 AD5060 AD5061 AD5060ARJZ-2REEL7 AD5040BRJZ-500RL7 AD5040BRJZ-REEL7 AD5060ARJZ-3500RL7 AD5060BRJZ-2500RL7 AD5060ARJZ-3REEL7 AD5060ARJZ-1500RL7 AD5060BRJZ-1500RL7 AD5060ARJZ-2500RL7 AD5060BRJZ-2REEL7 AD5060BRJZ-3REEL7 AD5060BRJZ-1REEL7 AD5060BRJZ-3500RL7 AD5060ARJZ-1REEL7 EVAL-AD5040EB-U1 EVAL-AD5060EB-U1
OCR Text ...K Low Time SYNC to SCLK Falling edge Setup Time Data Setup Time Data Hold Time SCLK Falling edge to SYNC Rising edge Minimum SYNC High Time ...span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from ideal ex...
Description Full Accurate 3 V/5 V 14-Bit Vout nanoDAC™ Converter, Output Buffered, in a Sot 23
Full Accurate 3 V/5 V 16-Bit Vout nanoDAC™ Converter, Output Buffered, in a Sot 23
Full Accurate 14/16 Bit Vout nanoDac Buffered 3V/5V Sot 23
Full Accurate 14/16 Bit Vout nanoDac Buffered, 3V/5V, Sot 23

File Size 823.96K  /  17 Page

View it Online

Download Datasheet

For edge span Found Datasheets File :: 1132    Search Time::3.781ms    
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | <11> | 12 | 13 | 14 | 15 |   

▲Up To Search▲

 




Price and Availability




 
Price & Availability of edge span

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X
1.4465639591217