| |
|
 |
LSI Corporation
|
| Part No. |
ARM7TDMI
|
| OCR Text |
...d multiply accumulate 10-7 10.7 load register 10-9 10.8 store register 10-10 10.9 load multiple registers 10-10 10.10 store multiple registers 10-12 10.11 data swap 10-13 10.12 software interrupt and exception entry 10-14 10.13 coprocessor ... |
| Description |
32-Bit Advanced RISC Machines(ARM) Microprocessor Core(32位ARM微处理器内核芯片)
|
| File Size |
1,649.32K /
208 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
MOTOROLA[Motorola, Inc]
|
| Part No. |
MPC859TTSD MPC859DSL MPC859P MPC859T MPC859TTS
|
| OCR Text |
...e Instruction MMU 32-Entry ITLB load/store Bus 4-Kbyte 1 Data Cache Data MMU 32-Entry DTLB Unified Bus
System Interface Unit (SIU) Memory Controller Internal External Bus Interface Bus Interface Unit Unit System Functions PCMCIA-ATA Inte... |
| Description |
PowerQUICC⑩ Family Technical Summary
|
| File Size |
272.11K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
IDT79RC64T575-250DPG
|
| OCR Text |
... cache and issue a co-processor load or store doubleword instruction in every cycle. the system control coprocessor (cp0) registers are also incorpo- rated on-chip and provide the path through which the virtual memory system?s page mappi... |
| Description |
64-BIT, 250 MHz, RISC PROCESSOR, PQFP208
|
| File Size |
399.15K /
28 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
IDT79R4700-100G
|
| OCR Text |
...ter pc incrementer branch adder load aligner floating-point unpacker/packer floating-point add/sub/cvt/div/sqrt integer divide floating-poin...store buffer write buffer dva iva instruction set a instruction set b multiply floating-point contro... |
| Description |
64-BIT, 100 MHz, RISC PROCESSOR, CPGA179
|
| File Size |
159.91K /
25 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
