| |
|
 |
Maxim
|
| Part No. |
MAX9325
|
| OCR Text |
hstl Clock and Data Driver
General Description
The MAX9325 low-skew, 2:8 differential driver features extremely low output-to-output skew (50ps max) and part-to-part skew (225ps max). These features make the device ideal for clock and dat... |
| Description |
2:8 Differential LVPECL/LVECL/hstl Clock and Data Driver
|
| File Size |
316.07K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
XILINX
|
| Part No. |
XC2C384
|
| OCR Text |
... levels * SSTL2-1, SSTL3-1, and hstl-1 I/O compatibility - Hot pluggable
Description
The CoolRunner-II 384-macrocell device is designed for both high performance and low power applications. This lends power savings to high-end communica... |
| Description |
The CoolRunner-II 384-macrocell device
|
| File Size |
146.75K /
24 Page |
View
it Online |
Download Datasheet |
| |
|
|
Sony
|
| Part No. |
CXK77B1840AGB CXK77B3640AGB
|
| OCR Text |
hstl High Speed Synchronous SRAMs (128K x 36 or 256K x 18 Organization)
The CXK77B3640A (organized as 131,072 words by 36 bits) and the CXK77B1840A (organized as 262,144 words by 18 bits) are high speed BiCMOS synchronous static RAMs wit... |
| Description |
4Mb Late Write hstl High Speed Synchronous SRAMs (128K x 36 or 256K x 18 Organization)
From old datasheet system
|
| File Size |
283.45K /
33 Page |
View
it Online |
Download Datasheet |
| |
|
|
Sony
|
| Part No. |
CXK77B1840GB
|
| OCR Text |
hstl High Speed Synchronous SRAM (256K x 18 Organization)
The CXK77B1840 is a high speed BiCMOS synchronous static RAM with common I/O pins, organized as 262,144-words by 18-bits. This synchronous SRAM integrates input registers, high sp... |
| Description |
4Mb Late Write hstl High Speed Synchronous SRAM (256K x 18 Organization)
From old datasheet system
|
| File Size |
255.50K /
27 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT72T54242
|
| OCR Text |
...ead port(s) All I/Os are LVTTL/ hstl/ ehstl user selectable 3.3V tolerant inputs in LVTTL mode ERCLK and EREN Echo outputs on all read ports Write enable WEN and Chip Select WCS input for each write port Read enable REN and Chip Select RCS ... |
| Description |
2.5V QUAD/DUAL TeraSync? DDR/SDR FIFO
|
| File Size |
485.94K /
54 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
