

Dual, Multiphase Current Mode Synchronous Controller for Sub-Milliohm DCR Sensing

FEATURES

- Sub-Milliohm DCR Current Sensing
- Operates with Power Blocks, DRMos or External Gate Drivers and MOSFETs
- Supports Phase Shedding and N+1 Phase Redundancy
- Programmable DCR Temperature Compensation
- $\pm 0.75\%$ Maximum Total DC Output Error Over Temperature
- Dual Differential Remote Output Voltage Sense Amplifiers
- Phase-Lockable Fixed Frequency Range: 200kHz to 1.2MHz
- V_{IN} Range: 4.5V to 38V
- V_{OUT} Range: 0.6V to 3.5V
- Supports Smooth Start-Up into Pre-Biased Outputs
- Programmable Soft-Start or V_{OUT} Tracking
- Hiccup Mode/Soft Recovery from Output Overcurrent
- 36-Lead (5mm \times 6mm) QFN Package

APPLICATIONS

- Computer Systems
- Telecom and Datacom Systems
- Industrial Equipment
- DC Power Distribution Systems

DESCRIPTION

The LTC3774 is a dual PolyPhase[®] current mode synchronous step-down switching regulator controller that drives power blocks, DRMos or external gate drivers and power MOSFETs. It offers an LTC-proprietary technique that enhances the signal-to-noise ratio of the current sense signal, allowing the use of inductors with very low DC winding resistances as the current sense element for maximum efficiency and reduced jitter.


The maximum current sense voltage is programmable from 10mV to 30mV. High speed, low offset remote sense differential amplifiers and a precise 0.6V reference provide accurate output voltages between 0.6V and 3.5V from a wide 4.5V to 38V input supply range. Soft recovery from output shorts or overcurrent minimizes output overshoot. Burst Mode[®] operation, continuous and pulse-skipping modes are supported. The constant operating frequency can be synchronized to an external clock or linearly programmed from 200kHz to 1.2MHz. Up to six LTC3774 controllers can be paralleled for 1-, 2-, 3-, 4-, 6-, 8- or 12-phase operation.

The LTC3774 is available in a 36-lead (5mm \times 6mm) QFN package.

LT, LTC, LTM, Linear Technology, the Linear logo, PolyPhase and Burst Mode are registered trademarks and No R_{SENSE} and Hot Swap are trademarks of Analog Devices, Inc. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 5481178, 5705919, 5929620, 6177787, 6580258, 6498466, 6611131, patent pending.

TYPICAL APPLICATION

High Efficiency Dual Phase 1.5V/60A Step-Down Converter




LTC3774

ABSOLUTE MAXIMUM RATINGS

(Note 1)

V_{IN} Voltage	-0.3V to 40V
HIZB Voltage	-0.3V to 40V
RUN, PGOOD, INTV _{CC} Voltage	-0.3V to 6V
SNSA1 ⁺ , SNSA2 ⁺ , SNSD1 ⁺ , SNSD2 ⁺ , SNS1 ⁻ , SNS2 ⁻	-0.3V to INTV _{CC}
INTV _{CC} Peak Output Current	20mA
All Other Pin Voltages	-0.3V to INTV _{CC}
Operating Junction Temperature Range (Note 2)	-40°C to 125°C
Storage Temperature Range	-65°C to 150°C

PIN CONFIGURATION



ORDER INFORMATION <http://www.linear.com/product/LTC3774#orderinfo>

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3774EUHE#PBF	LTC3774EUHE#TRPBF	3774	36-Lead (5mm × 6mm) Plastic QFN	-40°C to 125°C
LTC3774IUHE#PBF	LTC3774IUHE#TRPBF	3774	36-Lead (5mm × 6mm) Plastic QFN	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandreeel/>. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$ (Note 2). $V_{IN} = 15\text{V}$, $V_{RUN} = 5\text{V}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Main Control Loop/Whole System							
V_{IN}	Input Voltage Range		4.5		38	V	
V_{OUT}	Output Voltage Range		● 0.6		3.5	V	
V_{OSNS}^+	Regulated Feedback Voltage	$I_{TH} = 1.2\text{V}$ (Note 3)	● 595.5	600	604.5	mV	
I_{OSNS}^+	Feedback Current			-30	-100	nA	
$V_{REFLNREG}$	Reference Voltage Line Regulation	$V_{IN} = 4.5\text{V}$ to 38V		0.002	0.01	%/V	
$V_{LOADREG}$	Output Voltage Load Regulation	$\Delta I_{TH} = 1.2\text{V}$ to 0.7V $\Delta I_{TH} = 1.2\text{V}$ to 1.6V	● ●	0.01 0.01	0.1 0.1	% %	
g_m	Transconductance Amplifier g_m	$I_{TH} = 1.2\text{V}$, Sink/Source $5\mu\text{A}$		2		mmho	
f_{0dB}	DA Unity-Gain Crossover Frequency	(Note 5)		4		MHz	
V_{OVL}	Feedback Overvoltage Lockout	Measured at V_{OSNS}^+	● 5	7.5	10	%	
I_Q	Input DC Supply Current Normal Mode Shutdown	(Note 4) $V_{RUN} = 0\text{V}$		9 40	60	mA μA	
DF_{MAX}	Maximum Duty Factor	In Dropout	96	98		%	
$UVLO$	Undervoltage Lockout	V_{INTVCC} Falling	3.5	3.75	4.0	V	
$UVLO_{HYS}$	UVLO Hysteresis			500		mV	
I_{SNSA}^+	Sense Pin Bias Currents	$V_{SNSA}^+ = 3.3\text{V}$		± 0.5	± 2	μA	
I_{SNSD}^+	Sense Pin Bias Currents	$V_{SNSD}^+ = 3.3\text{V}$		30		nA	
I_{SNS}^-	Sense Pin Bias Currents	$V_{SNS}^- = 3.3\text{V}$		10		μA	
A_{VT_SNS}	Total Sense Signal Gain to Current Comparator			5		V/V	
I_{TEMP}	DCR Tempco Compensation Current	$V_{ITEMP} = 0.5\text{V}$	● 27	30	33	μA	
$I_{TK/SS}$	Soft-Start Charge Current	$V_{TK/SS} = 0\text{V}$	● 1	1.25	1.5	μA	
$t_{SS(INTERNAL)}$	Internal Soft-Start Time	$V_{TK/SS} = 5\text{V}$		600		μs	
V_{HIZB}	HIZB Pin On Threshold	V_{HIZB} Rising		2.2		V	
V_{HIZB_HYS}	HIZB Pin On Hysteresis			600		mV	
V_{RUN}	RUN Pin On Threshold	V_{RUN} Rising	● 1.1	1.22	1.34	V	
V_{RUN_HYS}	RUN Pin On Hysteresis			80		mV	
I_{RUN}	RUN Pin Pull-Up Current RUN < On Threshold RUN > On Threshold	RUN < 1.1V RUN > 1.34V		1 5		μA μA	
$V_{SENSE(MAX)}$	Maximum Current Sense Threshold	$I_{TH} = 2\text{V}$, $V_{SNS}^- = 3.3\text{V}$ $I_{LIM} = 0\text{V}$ $I_{LIM} = 1/4 INTV_{CC}$ $I_{LIM} = \text{Float}$ $I_{LIM} = 3/4 INTV_{CC}$ $I_{LIM} = INTV_{CC}$	● ● ● ● ●	9.25 14 19 24 28.25	10.25 15 20 25 29.75	11.25 16 21 26 31.25	mV mV mV mV mV
Power Good							
$V_{PGOOD(ON)}$	PGOOD Pull-Down Resistance			90	200	Ω	
$I_{PGOOD(OFF)}$	PGOOD Leakage Current	$V_{PGOOD} = 5\text{V}$	-2		2	μA	
t_{PGOOD}	V_{PGOOD} High to Low Delay			45		μs	
V_{PGOOD}	PGOOD Trip Level	V_{OSNS}^+ with Respect to Set Output Voltage V_{OSNS}^+ Ramping Up V_{OSNS}^+ Ramping Down	5 -5	7.5 -7.5	10 -10	% %	

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$ (Note 2). $V_{IN} = 15\text{V}$, $V_{RUN} = 5\text{V}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$V_{PG(HYST)}$	PGOOD Trip Level Hysteresis			2		%
INTV_{CC} Linear Regulator						
V_{INTVCC}	Linear Regulator Voltage	$6\text{V} < V_{IN} < 38\text{V}$	5.3	5.5	5.7	V
$V_{LDO INT}$	INTV _{CC} Load Regulation	$I_{CC} = 0\text{mA to } 20\text{mA}$		0.5	2	%
Oscillator and Phase-Locked Loop						
f_{OSC}	Oscillator Frequency $V_{PHSMD} = 0\text{V}$	$R_{FREQ} < 23.2\text{k}\Omega$ $R_{FREQ} = 30.1\text{k}\Omega$ $R_{FREQ} = 47.5\text{k}\Omega$ $R_{FREQ} = 54.9\text{k}\Omega$ $R_{FREQ} = 75.0\text{k}\Omega$ Maximum Frequency Minimum Frequency		150 250 600 750 1.05	660	kHz kHz kHz kHz MHz MHz MHz
I_{FREQ}	FREQ Pin Output Current	$V_{FREQ} = 0.8\text{V}$	19	20	21	μA
$R_{MODE/PLLIN}$	MODE/PLLIN Input Resistance			250		$\text{k}\Omega$
$V_{MODE/PLLIN}$	PLLIN Input Threshold	$V_{MODE/PLLIN}$ Rising $V_{MODE/PLLIN}$ Falling		2 1.2		V V
V_{CLKOUT}	Low Output Voltage High Output Voltage	$I_{LOAD} = -500\mu\text{A}$ $I_{LOAD} = 500\mu\text{A}$		0.2 5.2		V V
$\theta_2 - \theta_1$	Channel 1-2 Phase Delay	$V_{PHSMD} = 0\text{V}$ $V_{PHSMD} = 1/4 \text{ INTV}_{CC}$ $V_{PHSMD} = \text{Float}$ $V_{PHSMD} = 3/4 \text{ INTV}_{CC}$ $V_{PHSMD} = \text{INTV}_{CC}$		180 180 180 180 120		Deg Deg Deg Deg Deg
$\theta_{CLKOUT} - \theta_1$	CLKOUT to Channel 1 Phase Delay	$V_{PHSMD} = 0\text{V}$ $V_{PHSMD} = 1/4 \text{ INTV}_{CC}$ $V_{PHSMD} = \text{Float}$ $V_{PHSMD} = 3/4 \text{ INTV}_{CC}$ $V_{PHSMD} = \text{INTV}_{CC}$		60 60 90 45 240		Deg Deg Deg Deg Deg
$\theta_1 - \theta_{CLKIN}$	Channel 1 to CLKIN Phase Delay	$V_{PHSMD} = 0\text{V}$ $V_{PHSMD} = 1/4 \text{ INTV}_{CC}$ $V_{PHSMD} = \text{Float}$ $V_{PHSMD} = 3/4 \text{ INTV}_{CC}$ $V_{PHSMD} = \text{INTV}_{CC}$		0 90 0 0 0		Deg Deg Deg Deg Deg
PWM/PWMEN Outputs						
PWM	PWM Output High Voltage	$I_{LOAD} = 500\mu\text{A}$	●	5.0		V
	PWM Output Low Voltage	$I_{LOAD} = -500\mu\text{A}$	●		0.5	V
	PWM Output Current in Hi-Z State		●	-5	5	μA
PWMEN	PWMEN Output High Voltage	$I_{LOAD} = 500\mu\text{A}$	●	5.0		V

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3774 is tested under pulsed load conditions such that $T_J \approx T_A$. The LTC3774E is guaranteed to meet performance specifications from 0°C to 85°C operating junction temperature. Specifications over the -40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3774I is guaranteed to meet performance specifications over the full -40°C to 125°C operating junction temperature range. The maximum ambient temperature consistent with these specifications is determined by

specific operating conditions in conjunction with board layout, the package thermal impedance and other environmental factors.

T_J is calculated from the ambient temperature, T_A , and power dissipation, P_D , according to the following formula:

$$T_{J(LTC3774UHE)} = T_A + (P_D \cdot 43^\circ\text{C/W})$$


Note 3: The LTC3774 is tested in a feedback loop that servos V_{ITH} to a specified voltage and measures the resultant V_{FB} .

Note 4: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. See Applications Information.

Note 5: Guaranteed by design.


TYPICAL PERFORMANCE CHARACTERISTICS

Maximum Current Sense Threshold vs Common Mode Voltage




3774 G01

Maximum Current Sense Threshold vs Feedback Voltage (Current Foldback)




3774 G02

Current Sense Threshold vs I_{TH} Voltage




3774 G03

Input Quiescent Current vs Input Voltage




3774 G04

Shutdown Current vs Input Voltage




3774 G05

$INTV_{CC}$ Line Regulation




3774 G06

Oscillator Frequency vs Input Voltage












3774 G07

Load Step (Continuous Conduction Mode)




3774 G08


TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS




3774 G18



3774 G19



3774 G20



3774 G08

PIN FUNCTIONS

PGOOD1, PGOOD2 (Pin 15, Pin 14): Power Good Indicator Outputs. Open drain outputs that pull to ground when output voltage is not in regulation.

SNSA1⁺, SNSA2⁺ (Pin 16, Pin 13): AC Current Sense Comparator (+) Inputs. This input senses the signal from the output inductor's DCR with a filter bandwidth of five times larger than the inductor's L/DCR value.

SNS1⁻, SNS2⁻ (Pin 17, Pin 12): Negative current Sense Inputs. The negative input of the current comparator is normally connected to the output.

SNSD1⁺, SNSD2⁺ (Pin 18, Pin 11): DC Current Sense Comparator (+) Inputs. This input senses the signal from the output inductor's DCR with a filter bandwidth equal to the inductor's L/DCR value.

RUN1, RUN2 (Pin 20, Pin 9): Run Control Inputs. A voltage above 1.22V turns on the IC. There is a 1 μ A pull-up current on this pin. Once the RUN pin rises above the 1.22V threshold the pull-up increases to 5 μ A.

PMW1, PWM2 (Pin 21, Pin 8): (Top) Gate Signal Outputs. This signal goes to the PWM or top gate input of the external gate driver or integrated driver MOSFET or Power Block. This is a three-state compatible output.

PWMEN1, PWMEN2 (Pin 22, Pin 7): Enable pins for non-three-state compatible drivers. This pin has an internal open-drain pull-up to INTV_{CC}. An external resistor to GND is required. This pin is low when the corresponding PWM pin is high impedance.

HIZB1, HIZB2 (Pin 23, Pin 6): Phase Shedding Input Pins. When this pin is low, the corresponding PWM pin goes high impedance and PWMEN goes low. Tie to INTV_{CC} or V_{IN} to disable this function.

TK/SS1, TK/SS2 (Pin 24, Pin 5): Output Voltage Tracking and Soft-Start Inputs. The voltage ramp rate at this pin sets the voltage ramp rate of the output. A capacitor to ground accomplishes soft-start. This pin has a 1.25 μ A pull-up current.

V_{OSNS1}⁺, V_{OSNS2}⁺ (Pin 25, Pin 4): Remote Sense Differential Amplifier Non-inverting Inputs. Connect to Feedback divider center tap with the divider across the output load. The remote sense differential amplifier's output is internally connected to the error amplifier inverting input.

V_{OSNS1}⁻, V_{OSNS2}⁻ (Pin 26, Pin 3): Remote Sense Differential Amplifier Inverting inputs. Connect to sense ground at the output load.

ITH1, ITH2 (Pin 27, Pin 2): Current Control Thresholds and Error Amplifier Compensation Points. The current comparator's threshold increases with the ITH control voltage.

ITEMP1, ITEMP2 (Pin 28, Pin 1): Input of the temperature sensing comparators. Connect this pin to an external NTC resistor placed near the inductors. Floating this pin disables the DCR temperature compensation function.

ILIM1, ILIM2 (Pin 29, Pin 36): Current Comparator Sense Voltage Limit Selection pins.

PHSM (Pin 30): Phase Mode Pin. This pin selects CH1-CH2 and CH1-CLKOUT phase relationships.

FREQ (Pin 31): Frequency Set/Select Pin. A resistor between this pin and GND sets the switching frequency. This pin sources 20 μ A.

MODE/PLLIN (Pin 32): Dual Function Pin. Tying this pin to GND, INTV_{CC} or floating it enables forced continuous mode, pulse-skipping mode or Burst Mode operation respectively. Applying a clock signal to this pin causes the internal PLL to synchronize the internal oscillator to the clock signal and forces forced continuous mode. The PLL compensation network is integrated on to the IC.


CLKOUT (Pin 33): Clock Output Pin. This pin is used to synchronize other LTC3774s.

INTV_{CC} (Pin 34): Internal 5.5V Regulator Output. The control circuits are powered from this voltage. Decouple this pin to GND with a minimum of 4.7 μ F low ESR tantalum or ceramic capacitor. This pin is intended to be used as a reference only. Please do not bias other applications off this voltage!

V_{IN} (Pin 35): Main Input Supply. Decouple this pin to GND with a capacitor (0.1 μ F to 1 μ F)

GND (Pins 19, 10, Exposed Pad Pin 37): Ground. All small-signal components and compensation components should be connected here. The exposed pad must be soldered to the PCB ground for electrical connection and rated thermal performance.

FUNCTIONAL BLOCK DIAGRAM



NOTE: FUNCTIONAL BLOCK DIAGRAM SHOWS 1 CHANNEL ONLY. THE 2 CHANNELS ARE IDENTICAL.

OPERATION

Main Control Loop

The LTC3774 uses an LTC proprietary current sensing, current mode step-down architecture. During normal operation, the top MOSFET is turned on every cycle when the oscillator sets the RS latch, and turned off when the main current comparator, I_{CMP} , resets the RS latch. The peak inductor current at which I_{CMP} resets the RS latch is controlled by the voltage on the ITH pin, which is the output of the error amplifier, EA. The remote sense amplifier (diffamp) produces a signal equal to the differential voltage sensed across the output capacitor divided down by the feedback divider and re-references it to the local IC ground reference. The error amplifier receives this feedback signal and compares it to the internal 0.6V reference. When the load current increases, it causes a slight decrease in the V_{OSNS}^+ pin voltage relative to the 0.6V reference, which in turn causes the ITH voltage to increase until the inductor's average current equals the new load current. After the top MOSFET has turned off, the bottom MOSFET is turned on until either the inductor current starts to reverse, as indicated by the reverse current comparator, I_{REV} , or the beginning of the next cycle.

The main control loop is shut down by pulling the RUN pin low. Releasing RUN allows an internal 1.0 μ A current source to pull up the RUN pin. When the RUN pin reaches 1.22V, the main control loop is enabled and the IC is powered up. When the RUN pin is low, all functions are kept in a controlled state.

Sensing Signal of Very Low DCR

The LTC3774 employs a unique architecture to enhance the signal-to-noise ratio that enables it to operate with a small sense signal of a very low value inductor DCR, 1m Ω or less, to improve power efficiency, and reduce jitter due to the switching noise which could corrupt the signal. The LTC3774 can sense a DCR value as low as 0.2m Ω with careful PCB layout. The LTC3774 comprises two positive sense pins, SNSD⁺ and SNSA⁺, to acquire signals and processes them internally to provide the response as with a DCR sense signal that has a 14dB signal-to-noise ratio improvement. In the meantime, the current limit threshold is still a function of the inductor peak current and its DCR value, and can be accurately set from 10mV to 30mV in

5mV steps with the ILIM pin. The filter time constant, $R1C1$, of the SNSD⁺ should match the L/DCR of the output inductor, while the filter at SNSA⁺ should have a bandwidth of five times larger than SNSD⁺, $R2 \cdot C2$ equals $R1 \cdot C1/5$.

Internal Soft-Start

By default, the start-up of the output voltage is normally controlled by an internal soft-start ramp. The internal soft-start ramp represents a noninverting input to the error amplifier. The V_{OSNS}^+ pin is regulated to the lower of the error amplifier's three noninverting inputs (the internal soft-start ramp, the TK/SS pin or the internal 600mV reference). As the ramp voltage rises from 0V to 0.6V over approximately 600 μ s, the output voltage rises smoothly from its prebiased value to its final set value.

Certain applications can result in the start-up of the converter into a non-zero load voltage, where residual charge is stored on the output capacitor at the onset of converter switching. In order to prevent the output from discharging under these conditions, the bottom MOSFET is disabled until soft-start is greater than V_{OSNS}^+ .

Shutdown and Start-Up (RUN and TK/SS Pins)

The LTC3774 can be shut down using the RUN pin. Pulling the RUN pin below 1.14V shuts down the main control loop for the controller and most internal circuits, including the INTV_{CC} regulator. Releasing the RUN pin allows an internal 1.0 μ A current to pull up the pin and enable the controller. Alternatively, the RUN pin may be externally pulled up or driven directly by logic. Be careful not to exceed the absolute maximum rating of 6V on this pin. The start-up of the controller's output voltage, V_{OUT} , is controlled by the voltage on the TK/SS pin. When the voltage on the TK/SS pin is less than the 0.6V internal reference, the LTC3774 regulates the V_{OSNS}^+ voltage to the TK/SS pin voltage instead of the 0.6V reference. This allows the TK/SS pin to be used to program a soft-start by connecting an external capacitor from the TK/SS pin to GND. An internal 1.25 μ A pull-up current charges this capacitor, creating a voltage ramp on the TK/SS pin. As the TK/SS voltage rises linearly from 0V to 0.6V (and beyond), the output voltage, V_{OUT} , rises smoothly from zero to its final value. Alternatively, the TK/SS pin can be

OPERATION

used to cause the start-up of V_{OUT} to *track* that of another supply. Typically, this requires connecting to the TK/SS pin an external resistor divider from the other supply to ground (see the Applications Information section). When the RUN pin is pulled low to disable the controller, or when $INTV_{CC}$ drops below its undervoltage lockout threshold of 3.75V, the TK/SS pin is pulled low by an internal MOSFET. When in undervoltage lockout, the controller is disabled and the external MOSFETs are held off.

Light Load Current Operation (Burst Mode Operation, Pulse-Skipping or Continuous Conduction)

The LTC3774 can be enabled to enter high efficiency Burst Mode operation, constant-frequency pulse-skipping mode or forced continuous conduction mode. To select forced continuous operation, tie the MODE pin to GND. To select pulse-skipping mode of operation, tie the MODE/PLLIN pin to $INTV_{CC}$. To select Burst Mode operation, float the MODE/PLLIN pin. When the controller is enabled for Burst Mode operation, the peak current in the inductor is set to approximately one-third of the maximum sense voltage even though the voltage on the I_{TH} pin indicates a lower value. If the average inductor current is higher than the load current, the error amplifier, EA, will decrease the voltage on the I_{TH} pin. When the I_{TH} voltage drops below 0.5V, the internal sleep signal goes high (enabling “sleep” mode) and both external MOSFETs are turned off.

In sleep mode, the load current is supplied by the output capacitor. As the output voltage decreases, the EA’s output begins to rise. When the output voltage drops enough, the sleep signal goes low, and the controller resumes normal operation by turning on the top external MOSFET on the next cycle of the internal oscillator. When the controller is enabled for Burst Mode operation, the inductor current is not allowed to reverse. The reverse current comparator (I_{REV}) turns off the bottom external MOSFET just before the inductor current reaches zero, preventing it from reversing and going negative. Thus, the controller operates in discontinuous operation.

In forced continuous operation, the inductor current is allowed to reverse at light loads or under large transient conditions. The peak inductor current is determined by the voltage on the I_{TH} pin, just as in normal operation. In

this mode, the efficiency at light loads is lower than in Burst Mode operation. However, continuous mode has the advantages of lower output ripple and less interference with audio circuitry.

When the MODE/PLLIN pin is connected to $INTV_{CC}$, the LTC3774 operates in PWM pulse skipping mode at light loads. At very light loads, the current comparator, I_{CMP} , may remain tripped for several cycles and force the external top MOSFET to stay off for the same number of cycles (i.e., skipping pulses). The inductor current is not allowed to reverse (discontinuous operation). This mode, like forced continuous operation, exhibits low output ripple as well as low audio noise and reduced RF interference as compared to Burst Mode operation. It provides higher low current efficiency than forced continuous mode, but not nearly as high as Burst Mode operation.

Frequency Selection and Phase-Locked Loop (FREQ and MODE/PLLIN Pins)

The selection of switching frequency is a trade-off between efficiency and component size. Low frequency operation increases efficiency by reducing MOSFET switching losses, but requires larger inductance and/or capacitance to maintain low output ripple voltage.

If the MODE/PLLIN pin is not being driven by an external clock source, the FREQ pin can be used to program the controller’s operating frequency from 200kHz to 1.2MHz. There is a precision 20 μ A current flowing out of the FREQ pin so that the user can program the controller’s switching frequency with a single resistor to GND. A curve is provided later in the Applications Information section showing the relationship between the voltage on the FREQ pin and switching frequency.

A phase-locked loop (PLL) is available on the LTC3774 to synchronize the internal oscillator to an external clock source that is connected to the MODE/PLLIN pin. The PLL loop filter network is integrated inside the LTC3774. The phase-locked loop is capable of locking any frequency within the range of 200kHz to 1.2MHz. The frequency setting resistor should always be present to set the controller’s initial switching frequency before locking to the external clock. The controller operates in forced continuous mode when it is synchronized.

OPERATION




Figure 1a. 3-Phase Operation




Figure 1b. 4-Phase Operation




Figure 1c. 6-Phase Operation




Figure 1d. 8-Phase Operation




Figure 1e. 12-Phase Operation

OPERATION

Multiphase Operation

For output loads that demand high current, multiple LTC3774s can be daisy chained to run out of phase to provide more output current without increasing input and output voltage ripple. The MODE/PLLIN pin allows the LTC3774 to synchronize to the CLKOUT signal of another LTC3774. The CLKOUT signal can be connected to the MODE/PLLIN pin of the following LTC3774 stage to line up both the frequency and the phase of the entire system. Tying the PHSMD pin to INTV_{CC}, GND or floating it generates a phase difference (between CH1 and CLKOUT) of 240°, 60° or 90° respectively, and a phase difference (between CH1 and CH2) of 120°, 180° or 180°. Tying PHSMD to 1/4 or 3/4 of INTV_{CC} generates a phase difference of 60° and 45° between CH1 and CLKOUT. Figure 1 shows the PHSMD connections necessary for 3-, 4-, 6-, 8- or 12-phase operation. A total of 12 phases can be daisy chained to run simultaneously out of phase with respect to each other.

Sensing the Output Voltage with a Differential Amplifier

The LTC3774 includes a low offset, high input impedance, unity-gain, high bandwidth differential amplifier for applications that require true remote sensing. Sensing the load across the load capacitors directly benefits regulation in high current, low voltage applications, where board interconnection losses can be a significant portion of the total error budget. Connect V_{OSNS}⁺ to the center tap of the feedback divider across the output load, and V_{OSNS}⁻ to the load ground. See Figure 2.

The LTC3774 differential amplifier is configured for unity gain, meaning that the difference between V_{OSNS}⁺ and V_{OSNS}⁻ is translated to its output, relative to GND. The differential amplifier's output is internally connected to the error amplifier inverting input.

Care should be taken to route the V_{OSNS}⁺ and V_{OSNS}⁻ PCB traces parallel to each other all the way to the remote sensing points on the board. In addition, avoid routing these sensitive traces near any high speed switching nodes in the circuit. Ideally, the V_{OSNS}⁺ and V_{OSNS}⁻ traces should be shielded by a low impedance ground plane to maintain signal integrity.




Figure 2. Differential Amplifier Connection

OPERATION

Power Good (PGOOD Pin)

The PGOOD pin is connected to the open drain of an internal N-channel MOSFET. The MOSFET turns on and pulls the PGOOD pin low when the V_{OSNS}^+ pin voltage is not within $\pm 7.5\%$ of the 0.6V reference voltage. The PGOOD pin is also pulled low when the RUN pin is below 1.14V or when the LTC3774 is in the soft-start or tracking up phase. When the V_{OSNS}^+ pin voltage is within the $\pm 7.5\%$ regulation window, the MOSFET is turned off and the pin is allowed to be pulled up by an external resistor to a source of up to 6V. The PGOOD pin will flag power good immediately when the V_{OSNS}^+ pin is within the regulation window. However, there is an internal 45 μ s power-bad mask when the V_{OSNS}^+ goes out of the window.

Output Overvoltage Protection

An overvoltage comparator, OV, guards against transient overshoots ($>7.5\%$) as well as other more serious conditions that may overvoltage the output. In such cases, the top MOSFET is turned off and the bottom MOSFET is turned on until the overvoltage condition is cleared.

Undervoltage Lockout

The LTC3774 has two functions that help protect the controller in case of undervoltage conditions. A precision UVLO comparator constantly monitors the $INTV_{CC}$ voltage to ensure that an adequate gate-drive voltage is present. It locks out the switching action when $INTV_{CC}$ is below 3.75V. To prevent oscillation when there is a disturbance on the $INTV_{CC}$, the UVLO comparator has 500mV of precision hysteresis.

Another way to detect an undervoltage condition is to monitor the V_{IN} supply. Because the RUN pin has a precision turn-on reference of 1.22V, one can use a resistor divider to V_{IN} to turn on the IC when V_{IN} is high enough. An extra 4 μ A of current flows out of the RUN pin once the RUN pin voltage passes 1.22V. The RUN comparator itself has about 80mV of hysteresis. One can program additional hysteresis for the RUN comparator by adjusting the values of the resistive divider. For accurate V_{IN} undervoltage detection, V_{IN} needs to be higher than 4.75V. Always set the V_{IN} undervoltage detection threshold higher than the power stage UVLO threshold so that the LTC3774 is enabled after the power stage is.

APPLICATIONS INFORMATION

The Typical Application on the first page of this data sheet is a basic LTC3774 application circuit. The LTC3774 is designed and optimized for use with a very low DCR value by utilizing a novel approach to reduce the noise sensitivity of the sensing signal by a factor of 14dB. DCR sensing is becoming popular because it saves expensive current sensing resistors and is more power efficient, especially in high current applications. However, as the DCR value drops below $1\text{m}\Omega$, the signal-to-noise ratio is low and current sensing is difficult. LTC3774 uses an LTC proprietary technique to solve this issue. In general, external component selection is driven by the load requirement, and begins with the DCR and inductor value. Next, power MOSFETs are selected. Finally, input and output capacitors are selected.

Current Limit Programming

The ILIM pin is a 5-level logic input which sets the maximum current limit of the controller. When ILIM is either grounded, floated or tied to INTV_{CC} , the typical value for the maximum current sense threshold will be 10mV, 20mV or 30mV, respectively. Setting ILIM to one-fourth INTV_{CC} and three-fourths INTV_{CC} for maximum current sense thresholds of 15mV and 25mV. Setting I_{LIM} using a resistor divider off of INTV_{CC} will allow the maximum current sense threshold setting to not change when the 5.5V LDO is in dropout at start-up. Please note that the I_{LIM} pin has an internal 500k pull-down to GND and a 500k pull-up to INTV_{CC} .

Which setting should be used? For the best current limit accuracy, use the highest setting that is applicable to the output requirements.

SNSD⁺, SNSA⁺ and SNS⁻ Pins

The SNSA⁺ and SNS⁻ pins are the inputs to the current comparators, while the SNSD⁺ pin is the input of an internal amplifier. The operating input voltage range is 0V to 3.5V for all three sense pins. All the positive sense pins that are connected to the current comparator or the amplifier are high impedance with input bias currents of less than $1\mu\text{A}$, but there is also a resistance of about 300k from the SNS⁻ pin to ground. The SNS⁻ should be connected directly to V_{OUT} . The SNSD⁺ pin connects to the filter that has a $R1 \cdot C1$ time constant matched to L/DCR of the inductor. The SNSA⁺ pin is connected to the second filter with the time constant one-fifth that of $R1 \cdot C1$. Care must be taken not to float these pins during normal operation. Filter components, especially capacitors, must be placed close to the LTC3774, and the sense lines should run close together to a Kelvin connection underneath the current sense element (Figure 3). Because the LTC3774 is designed to be used with a very low DCR value to sense inductor current, without proper care, the parasitic resistance, capacitance and inductance will degrade the current sense signal integrity, making the programmed current limit unpredictable. As shown in Figure 4, resistors R1 and R2 are placed close to the output inductor and capacitors C1 and C2 are close to the IC pins to prevent noise coupling to the sense signal.




Figure 3. Sense Lines Placement with Inductor DCR

APPLICATIONS INFORMATION




Figure 4. Inductor DCR Current Sensing

The LTC3774 could also be used like any typical current mode controller by disabling the SNSD⁺ pin, shorting it to ground. An R_{SENSE} resistor or a RC filter can be used to sense the output inductor signal and connects to the SNSA⁺ pin. If the RC filter is used, its time constant, R • C, is equaled to L/DCR of the output inductor. In these applications, the current limit, V_{SENSE(MAX)}, will be five times larger for the specified I_{LIM}, and the operating voltage range of SNSA⁺ and SNS⁻ is from 0V to 5.25V.

Inductor DCR Sensing

The LTC3774 is specifically designed for high load current applications requiring the highest possible efficiency; it is capable of sensing the signal of an inductor DCR in the sub milliohm range (Figure 4). The DCR is the DC winding resistance of the inductor's copper, which is often less than 1mΩ for high current inductors. In high current and low output voltage applications, a conduction loss of a high DCR or a sense resistor will cause a significant reduction in power efficiency. For a specific output requirement, choose the inductor with the DCR that satisfies the maxi-

imum desirable sense voltage, and uses the relationship of the sense pin filters to output inductor characteristics as depicted below.

$$DCR = \frac{V_{SENSE(MAX)}}{I_{MAX} + \frac{\Delta I_L}{2}}$$

$$L/DCR = R1 \cdot C1 = 5 \cdot R2 \cdot C2$$

where:

V_{SENSE(MAX)}: Maximum sense voltage for a given I_{LIM} threshold

I_{MAX}: Maximum load current

ΔI_L: Inductor ripple current

L, DCR: Output inductor characteristics

R1 • C1: Filter time constant of the SNSD⁺ pin

R2 • C2: Filter time constant of the SNSA⁺ pin

APPLICATIONS INFORMATION

To ensure that the load current will be delivered over the full operating temperature range, the temperature coefficient of DCR resistance, approximately 0.4%/°C, should be taken into account. The LTC3774 features a DCR temperature compensation circuit that uses an NTC temperature sensing resistor for this purpose. See the Inductor DCR Sensing Temperature Compensation section for details.

Typically, C1 and C2 are selected in the range of 0.047μF to 0.47μF. If C1 and C2 are chosen to be 220nF, and an inductor of 330nH with 0.32mΩ DCR is selected, R1 and R2 will be 4.7k and 942Ω respectively. The bias current at SNSD+ and SNSA+ is about 30nA and 500nA respectively, and it causes some small error to the sense signal.

There will be some power loss in R1 and R2 that relates to the duty cycle, and will be the most in continuous mode at the maximum input voltage:

$$P_{\text{LOSS}}(R) = \frac{(V_{\text{IN(MAX)}} - V_{\text{OUT}}) \cdot V_{\text{OUT}}}{R}$$

Ensure that R1 and R2 have a power rating higher than this value. However, DCR sensing eliminates the conduction loss of a sense resistor; it will provide a better efficiency at heavy loads. To maintain a good signal-to-noise ratio for the current sense signal, using a minimum ΔV_{SENSE} of 2mV for duty cycles less than 40% is desirable. The actual ripple voltage will be determined by the following equation:

$$\Delta V_{\text{SENSE}} = \frac{V_{\text{OUT}}}{V_{\text{IN}}} \cdot \frac{V_{\text{IN}} - V_{\text{OUT}}}{R1 \cdot C1 \cdot f_{\text{OSC}}}$$

Inductor DCR Sensing Temperature Compensation and the ITEMP Pin

Inductor DCR current sensing provides a lossless method of sensing the instantaneous current. Therefore, it can provide higher efficiency for applications of high output

currents. However, the DCR of the inductor, which is the small amount of DC winding resistance of the copper, typically has a positive temperature coefficient. As the temperature of the inductor rises, its DCR value increases. The current limit of the controller is therefore reduced.

The LTC3774 offers a method to counter this inaccuracy by allowing the user to place an NTC temperature sensing resistor near the inductor to actively correct this error. The ITEMP pin, when left floating, is at a voltage around 5V and DCR temperature compensation is disabled. The ITEMP pin has a constant 30μA precision current flowing out the pin. By connecting an NTC resistor from the ITEMP pin to SGND, the maximum current sense threshold can be varied over temperature according the following equation:

$$V_{\text{SENSEMAX(ADJ)}} = V_{\text{SENSE(MAX)}} \cdot \frac{2 - \frac{V_{\text{ITEMP}}}{2.8}}{1.5}$$

where:

$V_{\text{SENSEMAX(ADJ)}}$ is the maximum adjusted current sense threshold.

$V_{\text{SENSE(MAX)}}$ is the maximum current sense threshold specified in the Electrical Characteristics table. It is typically 30mV, 25mV, 20mV, 15mV or 10mV depending on the setting I_{LIM} pins.

V_{ITEMP} is the voltage of the ITEMP pin.

The valid voltage range for DCR temperature compensation on the ITEMP pin is 1.4V to 0.6V, with 1.4V or above being no DCR temperature correction and 0.6V the maximum correction. However, if the duty cycle of the controller is less than 25%, the ITEMP range is extended from 1.4V to 0V.

The NTC resistor has a negative temperature coefficient, meaning its value decreases as temperature rises. The V_{ITEMP} voltage, therefore, decreases as temperature

APPLICATIONS INFORMATION

increases and in turn, the $V_{SENSEMAX(ADJ)}$ will increase to compensate the DCR temperature coefficient. The NTC resistor, however, is nonlinear and the user can linearize its value by building a resistor network with regular resistors. Consult the NTC manufacturer's data sheets for detailed information.

Another use for the ITEMP pins, in addition to NTC compensated DCR sensing, is adjusting $V_{SENSE(MAX)}$ to values between the nominal values of 10mV, 15mV, 20mV, 25mV and 30mV for a more precise current limit. This is done by applying a voltage less than 1.4V to the ITEMP pin. $V_{SENSE(MAX)}$ will be varied per the previous equation and the same duty cycle limitations will apply. The current limit can be adjusted using this method either with a sense resistor or DCR sensing.

NTC Compensated DCR Sensing

For DCR sensing applications where a more accurate current limit is required, a network consisting of an NTC thermistor placed from the ITEMP pin to ground will provide correction of the current limit over temperature. Figure 4 shows this network. Resistors R_S and R_P will linearize the impedance the ITEMP pin sees. To implement NTC compensated DCR sensing, design the DCR sense filter network per the same procedure mentioned in the previous selection, except calculate the divider components using the room temperature value of the DCR.

1. Set the ITEMP pin resistance to 46.7k at 25°C. With 30μA flowing out of the ITEMP pin, the voltage on the ITEMP pin will be 1.4V at room temperature. Current limit correction will occur for inductor temperatures greater than 25°C.
2. Calculate the ITEMP pin resistance and the maximum inductor temperature which is typically 100°C. Use the equations:

$$R_{ITEMP100C} = \frac{V_{ITEMP100C}}{30\mu A}$$

$$V_{ITEMP100C} = 1.4V - 4.2 \frac{I_{MAX} \cdot DCR(MAX) \cdot R2 / (R1 + R2) \cdot (100^\circ C - 25^\circ C) \cdot 0.4 / 100}{V_{SENSE(MAX)}}$$

Calculate the values for R_P and R_S . A simple method is to graph the following R_S versus R_P equations with R_S on the y-axis and R_P on the x-axis.

$$R_S = R_{ITEMP25C} - R_{NTC25C} \parallel R_P$$

$$R_S = R_{ITEMP100C} - R_{NTC100C} \parallel R_P$$

Next, find the value of R_P that satisfies both equations which will be the point where the curves intersect. Once R_P is known, solve for R_S .

The resistance of the NTC thermistor can be obtained from the vendor's data sheet either in the form of graphs, tabulated data or formulas. The approximate value for the NTC thermistor for a given temperature can be calculated from the following equation:

$$R = R_0 \cdot \exp\left(B \cdot \left(\frac{1}{T + 273} - \frac{1}{T_0 + 273}\right)\right)$$

where:

R = resistance at temperature T , which is in degrees C

R_0 = resistance at temperature T_0 , typically 25°C

B = B-constant of the thermistor.

Figure 5 shows a typical resistance curve for a 100k thermistor and the ITEMP pin network over temperature.

Starting values for the NTC compensation network are listed below:

- NTC $R_0 = 100k$
- $R_S = 20k$
- $R_P = 50k$

But, the final values should be calculated using the above equations and checked at 25°C and 100°C.

APPLICATIONS INFORMATION




Figure 5. Resistance Versus Temperature for the ITEMP Pin Network and the 100k NTC

After determining the components for the temperature compensation network, check the results by plotting I_{MAX} versus inductor temperature using the following equations:

$$I_{MAX} = \frac{V_{SENSEMAX(ADJ)} - \Delta V_{SENSE} / 2}{DCR(MAX) \text{ at } 25^{\circ}\text{C} \cdot \left(1 + (T_{L(MAX)} - 25^{\circ}\text{C}) \cdot 0.4 / 100\right)}$$

where:

$$V_{SENSEMAX(ADJ)} = V_{SENSE(MAX)} \cdot \frac{2.0V - \frac{V_{ITEMP}}{2.8}}{1.5}$$

$$V_{ITEMP} = 30\mu\text{A} \cdot (R_S + R_P \parallel R_{NTC})$$

Use typical values for $V_{SENSE(MAX)}$.

The resulting current limit should be greater than or equal to I_{MAX} for inductor temperatures between 25°C and 100°C.

These are typical values for the NTC compensation network:

- NTC $R_0 = 100\text{k}$, B-constant = 3000 to 4000
- $R_S \approx 20\text{k}$
- $R_P \approx 50\text{k}$

Generating the I_{MAX} versus inductor temperature curve plot first using the above values as a starting point and then adjusting the R_S and R_P values as necessary is another

approach. Figure 6 shows a typical curve of I_{MAX} versus inductor temperature.

The same thermistor network can be used to correct for temperatures less than 25°C. But make sure V_{ITEMP} is greater than 0.6V for duty cycles of 25% or more, otherwise temperature correction may not occur at elevated ambients. For the most accurate temperature detection, place the thermistors next to the inductor as shown in Figure 7. Take care to keep the ITEMP pin away from the switch nodes.




Figure 6. Worst-Case I_{MAX} Versus Inductor Temperature Curve with and without NTC Temperature Compensation




Figure 7. Thermistor Location. Place Thermistor Next to Inductor for Accurate Sensing of the Inductor Temperature, But Keep the ITEMP Pin Away from the Switch Nodes and Gate Drive Traces

APPLICATIONS INFORMATION

Pre-Biased Output Start-Up

There may be situations that require the power supply to start up with a pre-bias on the output capacitors. In this case, it is desirable to start up without discharging that output pre-bias. The LTC3774 can safely power up into a pre-biased output without discharging it.

The LTC3774 accomplishes this by disabling both the top and bottom MOSFETs until the TK/SS pin voltage and the internal soft-start voltage are above the V_{OSNS}^+ pin voltage. When V_{OSNS}^+ is higher than TK/SS or the internal soft-start voltage, the error amp output is railed low. The control loop would like to turn the bottom MOSFET on, which would discharge the output. Disabling both top and bottom MOSFETs prevents the pre-biased output voltage from being discharged. When TK/SS and the internal soft-start both cross 500mV or V_{OSNS}^+ , whichever is lower, both top and bottom MOSFETs are enabled. If the pre-bias is higher than the OV threshold, the bottom gate is turned on immediately to pull the output back into the regulation window.

Overcurrent Fault Recovery

When the output of the power supply is loaded beyond its preset current limit, the regulated output voltage will collapse depending on the load. The output may be shorted to ground through a very low impedance path or it may be a resistive short, in which case the output will collapse partially, until the load current equals the preset current limit. The controller will continue to source current into the short. The amount of current sourced depends on the ILIM pin setting and the V_{OSNS}^+ voltage as shown in the Current Foldback graph in the Typical Performance Characteristics section.

Upon removal of the short, the output soft starts using the internal soft-start, thus reducing output overshoot. In the absence of this feature, the output capacitors would have been charged at current limit, and in applications with minimal output capacitance this may have resulted in output overshoot. Current limit foldback is not disabled during an overcurrent recovery. The load must step below the folded back current limit threshold in order to restart from a hard short.

Phase Shedding/n+1 Redundancy (HIZB Pin)

Unlike the RUN pins, the HIZB pins cause the PWM to enter its high impedance state while not pulling down on ITH or TK/SS. This allows two possibilities: First, one can shed a phase based on load requirements via the HIZB pin. This improves low current efficiency in a single output multiphase case by reducing switching losses. Second, for applications that require n+1 redundancy, it is now easy to disconnect a channel with damaged MOSFETs or drivers. When combined with a Hot Swap™ controller, such as the LTC4226, the HIZB pin could be connected to the gate of the Hot Swap switch. When a damaged MOSFET triggers the Hot Swap controller, it also disables the corresponding channel's power stage, disconnecting it. Since ITH and TK/SS are unaffected, it does not affect the rest of the system. The propagation delay from HIZB falling to high impedance on PWM is <200ns.

Inductor Value Calculation

Given the desired input and output voltages, the inductor value and operating frequency, f_{OSC} , directly determine the inductor's peak-to-peak ripple current:

$$I_{RIPPLE} = \frac{V_{OUT}}{V_{IN}} \left(\frac{V_{IN} - V_{OUT}}{f_{OSC} \cdot L} \right)$$

Lower ripple current reduces core losses in the inductor, ESR losses in the output capacitors, and output voltage ripple. Thus, highest efficiency operation is obtained at low frequency with a small ripple current. Achieving this, however, requires a large inductor.

A reasonable starting point is to choose a ripple current that is about 40% of $I_{OUT(MAX)}$. Note that the largest ripple current occurs at the highest input voltage. To guarantee that ripple current does not exceed a specified maximum, the inductor should be chosen according to:

$$L \geq \frac{V_{IN} - V_{OUT}}{f_{OSC} \cdot I_{RIPPLE}} \cdot \frac{V_{OUT}}{V_{IN}}$$

Inductor Core Selection

Once the inductance value is determined, the type of inductor must be selected. Core loss is independent of core

APPLICATIONS INFORMATION

size for a fixed inductor value, but it is very dependent on inductance selected. As inductance increases, core losses go down. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core loss and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates “hard,” which means that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate!

PWM and PWMEN Pins

The PWM pins are three-state compatible outputs, designed to drive MOSFET drivers, DrMOSs, etc which do not represent a heavy capacitive load. An external resistor divider may be used to set the voltage to mid-rail while in the high impedance state.

The PWMEN outputs have an open-drain pull-up to $INTV_{CC}$ and require an appropriate external pull-down resistor. This pin is intended to drive the enable pins of the MOSFET drivers that do not have three-state compatible PWM inputs. PWMEN is low only when PWM is high impedance, and high at any other PWM state.

When selecting a DrMOS or gate driver to use with the LTC3774, care must be taken to ensure that the absolute maximum voltage rating for the DrMOS or gate driver's PWM input is not exceeded. The LTC3774's PWM output driver is biased from $INTV_{CC}$, which is typically 5.5V, while the DrMOS or gate driver is generally biased from a 5V supply. If the DrMOS or gate driver has a maximum PWM rating less than 5.5V then tie the V_{IN} and $INTV_{CC}$ pins of the LTC3774 together and tie the combined pins to the 5V supply with a 1 Ω or 2.2 Ω resistor. Please a 4.4 μ F capacitor from the combined V_{IN} and $INTV_{CC}$ pins to ground. Refer to Figure 11 for an example. Contact factory applications support for assistance.

Power MOSFET and Schottky Diode (Optional) Selection

At least two external power MOSFETs need to be selected: One N-channel MOSFET for the top (main) switch and one or more N-channel MOSFET(s) for the bottom (synchronous) switch. The number, type and on-resistance of all MOSFETs selected take into account the voltage step-down ratio as well as the actual position (main or synchronous) in which the MOSFET will be used. A much smaller and much lower input capacitance MOSFET should be used for the top MOSFET in applications that have an output voltage that is less than one-third of the input voltage. In applications where $V_{IN} \gg V_{OUT}$, the top MOSFETs' on-resistance is normally less important for overall efficiency than its input capacitance at operating frequencies above 300kHz. MOSFET manufacturers have designed special purpose devices that provide reasonably low on-resistance with significantly reduced input capacitance for the main switch application in switching regulators.

The peak-to-peak MOSFET gate drive levels are set by the internal regulator voltage, $V_{INTV_{CC}}$, requiring the use of logic-level threshold MOSFETs in most applications. Pay close attention to the BV_{DSS} specification for the MOSFETs as well; many of the logic-level MOSFETs are limited to 30V or less. Selection criteria for the power MOSFETs include the on-resistance, $R_{DS(ON)}$, input capacitance, input voltage and maximum output current. MOSFET input capacitance is a combination of several components but can be taken from the typical *gate charge* curve included on most data sheets (Figure 8). The curve is generated by forcing a constant input current into the gate of a common source, current source loaded stage and then plotting the gate voltage versus time.




Figure 8. Gate Charge Characteristic

APPLICATIONS INFORMATION

The initial slope is the effect of the gate-to-source and the gate-to-drain capacitance. The flat portion of the curve is the result of the Miller multiplication effect of the drain-to-gate capacitance as the drain drops the voltage across the current source load. The upper sloping line is due to the drain-to-gate accumulation capacitance and the gate-to-source capacitance. The Miller charge (the increase in coulombs on the horizontal axis from a to b while the curve is flat) is specified for a given V_{DS} drain voltage, but can be adjusted for different V_{DS} voltages by multiplying the ratio of the application V_{DS} to the curve specified V_{DS} values. A way to estimate the C_{MILLER} term is to take the change in gate charge from points a and b on a manufacturer's data sheet and divide by the stated V_{DS} voltage specified. C_{MILLER} is the most important selection criteria for determining the transition loss term in the top MOSFET but is not directly specified on MOSFET data sheets. C_{RSS} and C_{OS} are specified sometimes but definitions of these parameters are not included. When the controller is operating in continuous mode the duty cycles for the top and bottom MOSFETs are given by:

$$\text{Main Switch Duty Cycle} = \frac{V_{OUT}}{V_{IN}}$$

$$\text{Synchronous Switch Duty Cycle} = \left(\frac{V_{IN} - V_{OUT}}{V_{IN}} \right)$$

The power dissipation for the main and synchronous MOSFETs at maximum output current are given by:

$$P_{MAIN} = \frac{V_{OUT}}{V_{IN}} (I_{MAX})^2 (1 + \delta) R_{DS(ON)} + (V_{IN})^2 \left(\frac{I_{MAX}}{2} \right) (R_{DR}) (C_{MILLER}) \cdot \left[\frac{1}{V_{INTVCC} - V_{TH(MIN)}} + \frac{1}{V_{TH(MIN)}} \right] \cdot f$$

$$P_{SYNC} = \frac{V_{IN} - V_{OUT}}{V_{IN}} (I_{MAX})^2 (1 + \delta) R_{DS(ON)}$$

where δ is the temperature dependency of $R_{DS(ON)}$, R_{DR} is the effective top driver resistance (approximately 2Ω at $V_{GS} = V_{MILLER}$), V_{IN} is the drain potential and the change

in drain potential in the particular application. $V_{TH(MIN)}$ is the data sheet specified typical gate threshold voltage specified in the power MOSFET data sheet at the specified drain current. C_{MILLER} is the calculated capacitance using the gate charge curve from the MOSFET data sheet and the technique described above.

Both MOSFETs have I^2R losses while the topside N-channel equation includes an additional term for transition losses, which peak at the highest input voltage. For $V_{IN} < 20V$, the high current efficiency generally improves with larger MOSFETs, while for $V_{IN} > 20V$, the transition losses rapidly increase to the point that the use of a higher $R_{DS(ON)}$ device with lower C_{MILLER} actually provides higher efficiency. The synchronous MOSFET losses are greatest at high input voltage when the top switch duty factor is low or during a short-circuit when the synchronous switch is on close to 100% of the period.

The term $(1 + \delta)$ is generally given for a MOSFET in the form of a normalized $R_{DS(ON)}$ vs temperature curve, but $\delta = 0.005/^\circ C$ can be used as an approximation for low voltage MOSFETs.

An optional Schottky diode across the synchronous MOSFET conducts during the dead time between the conduction of the two large power MOSFETs. This prevents the body diode of the bottom MOSFET from turning on, storing charge during the dead time and requiring a reverse-recovery period which could cost as much as several percent in efficiency. A 2A to 8A Schottky is generally a good compromise for both regions of operation due to the relatively small average current. Larger diodes result in additional transition loss due to their larger junction capacitance.

MOSFET Driver Selection

Gate driver ICs, DrMOSs and power blocks with an interface compatible with the LTC3774's three-state PWM outputs or the LTC3774's PWM/PWMEN outputs can be used. Always enable the power stage first, before the LTC3774 is enabled.

C_{IN} and C_{OUT} Selection

In continuous mode, the source current of the top MOSFET is a square wave of duty cycle $(V_{OUT})/(V_{IN})$. To prevent large voltage transients, a low ESR capacitor sized for the

APPLICATIONS INFORMATION

maximum RMS current of one channel must be used. The maximum RMS capacitor current is given by:

$$C_{IN} \text{ Required } I_{RMS} \approx \frac{I_{MAX}}{V_{IN}} [(V_{OUT})(V_{IN} - V_{OUT})]^{1/2}$$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where $I_{RMS} = I_{OUT}/2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that capacitor manufacturers' ripple current ratings are often based on only 2000 hours of life. This makes it advisable to further derate the capacitor, or to choose a capacitor rated at a higher temperature than required. Several capacitors may be paralleled to meet size or height requirements in the design. Due to the high operating frequency of the LTC3774, ceramic capacitors can also be used for C_{IN} . Always consult the manufacturer if there is any question.

Ceramic capacitors are becoming very popular for small designs but several cautions should be observed. X7R, X5R and Y5V are examples of a few of the ceramic materials used as the dielectric layer, and these different dielectrics have very different effect on the capacitance value due to the voltage and temperature conditions applied. Physically, if the capacitance value changes due to applied voltage change, there is a concomitant piezo effect which results in radiating sound! A load that draws varying current at an audible rate may cause an attendant varying input voltage on a ceramic capacitor, resulting in an audible signal. A secondary issue relates to the energy flowing back into a ceramic capacitor whose capacitance value is being reduced by the increasing charge. The voltage can increase at a considerably higher rate than the constant current being supplied because the capacitance value is decreasing as the voltage is increasing! Nevertheless, ceramic capacitors, when properly selected and used, can provide the lowest overall loss due to their extremely low ESR.

A small (0.1 μ F to 1 μ F) bypass capacitor, C_{IN} , between the chip V_{IN} pin and ground, placed close to the LTC3774, is also suggested. A 2.2 Ω to 10 Ω resistor placed between C_{IN} and V_{IN} pin provides further isolation.

The selection of C_{OUT} is driven by the required effective series resistance (ESR). Typically once the ESR require-

ment is satisfied the capacitance is adequate for filtering. The steady-state output ripple (ΔV_{OUT}) is determined by:

$$\Delta V_{OUT} \approx \Delta I_{RIPPLE} \left(ESR + \frac{1}{8fC_{OUT}} \right)$$

where f = operating frequency, C_{OUT} = output capacitance and ΔI_{RIPPLE} = ripple current in the inductor. The output ripple is highest at maximum input voltage since ΔI_{RIPPLE} increases with input voltage. The output ripple will be less than 50mV at maximum V_{IN} with $\Delta I_{RIPPLE} = 0.4I_{OUT(MAX)}$ assuming:

$$C_{OUT} \text{ required } ESR < N \cdot R_{SENSE}$$

and

$$C_{OUT} > \frac{1}{(8f)(R_{SENSE})}$$

The emergence of very low ESR capacitors in small, surface mount packages makes very small physical implementations possible. The ability to externally compensate the switching regulator loop using the ITH pin allows a much wider selection of output capacitor types. The impedance characteristic of each capacitor type is significantly different than an ideal capacitor and therefore requires accurate modeling or bench evaluation during design. Manufacturers such as Nichicon, Nippon Chemi-Con and Sanyo should be considered for high performance through-hole capacitors. The OS-CON semiconductor dielectric capacitors available from Sanyo and the Panasonic SP surface mount types have a good (ESR)(size) product.

Once the ESR requirement for C_{OUT} has been met, the RMS current rating generally far exceeds the $I_{RIPPLE(P-P)}$ requirement. Ceramic capacitors from AVX, Taiyo Yuden, Murata and TDK offer high capacitance value and very low ESR, especially applicable for low output voltage applications.

In surface mount applications, multiple capacitors may have to be paralleled to meet the ESR or RMS current handling requirements of the application. Aluminum electrolytic and dry tantalum capacitors are both available in surface mount configurations. New special polymer surface mount capacitors offer very low ESR also but have much lower capacitive density per unit volume. In

APPLICATIONS INFORMATION

the case of tantalum, it is critical that the capacitors are surge tested for use in switching power supplies. Several excellent choices are the AVX TPS, AVX TPSV, the KEMET T510 series of surface mount tantalums or the Panasonic SP series of surface mount special polymer capacitors available in case heights ranging from 2mm to 4mm. Other capacitor types include Sanyo POSCAP, Sanyo OS-CON, Nichicon PL series and Sprague 595D series. Consult the manufacturers for other specific recommendations.

Differential Amplifier

The LTC3774 has true remote voltage sense capability. The sense connections should be returned from the load, back to the differential amplifier's inputs through a common, tightly coupled pair of PC traces. The differential amplifier rejects common mode signals capacitively or inductively radiated into the feedback PC traces as well as ground loop disturbances. The LTC3774 diffamp has high input impedance on V_{OSNS}^+ pin. The output of the diffamp connects to the inverting input of the error amplifier internally.

Setting Output Voltage

The LTC3774 output voltage is set by an external feedback resistive divider carefully placed across the output, as shown in Figure 2. The regulated output voltage is determined by:

$$V_{OUT} = 0.6V \cdot \left(1 + \frac{R_{D1}}{R_{D2}}\right)$$

To improve the frequency response, a feedforward capacitor, C_{F1} , may be used. Great care should be taken to route the V_{OSNS}^+ line away from noise sources, such as the inductor or the SW line.

To minimize the effect of the voltage drop caused by high current flowing through board conductance; connect V_{OSNS}^- and V_{OSNS}^+ sense lines close to the ground and the load output respectively.

External Soft-Start and Tracking

The LTC3774 has the ability to either soft-start by itself or track the output of another channel or external supply. When the controller is configured to soft-start by itself, a

capacitor may be connected to its TK/SS pin or the internal soft-start may be used. The controller is in the shutdown state if its RUN pin voltage is below 1.22V and its TK/SS pin is actively pulled to ground in this shutdown state. If the RUN pin voltage is above 1.22V, the controller powers up. A soft-start current of 1.25 μ A then starts to charge the TK/SS soft-start capacitor. Note that soft-start or tracking is achieved not by limiting the maximum output current of the controller but by controlling the output ramp voltage according to the ramp rate on the TK/SS pin. The soft-start or tracking range is defined to be the voltage range from 0V to 0.6V on the TK/SS pin. The total soft-start time can be calculated as:

$$t_{SOFTSTART} = 0.6 \cdot \frac{C_{SS}}{1.25\mu A}$$

Regardless of the mode selected by the MODE/PLLIN pin, the controller always starts in discontinuous mode up to TK/SS = 0.5V. Between TK/SS = 0.5V and 0.565V, it will operate in forced continuous mode and revert to the selected mode once TK/SS > 0.565V. The output ripple is minimized during the 65mV forced continuous mode window, ensuring a clean PGOOD signal. When the channel is configured to track another supply, the feedback voltage of the other supply is duplicated by a resistor divider and applied to the TK/SS pin. Therefore, the voltage ramp rate on this pin is determined by the ramp rate of the other supply's voltage. It is only possible to track another supply that is slower than the internal soft-start ramp. Note that the small soft-start capacitor charging current is always flowing, producing a small offset error. To minimize this error, select the tracking resistive divider value to be small enough to make this error negligible. In order to track down another channel or supply after the soft-start phase expires, the LTC3774 is forced into continuous mode of operation as soon as V_{OSNS}^+ is below the power good lower threshold regardless of the setting on the MODE/PLLIN pin. However, the LTC3774 should always be set in forced continuous mode tracking down when there is no load. After TK/SS drops below 0.1V, the controller operates in discontinuous mode.

The LTC3774 allows the user to program how its output ramps up and down by means of the TK/SS pin. Through these pins, the output can be set up to either coincidentally

APPLICATIONS INFORMATION

or ratiometrically track another supply's output, as shown in Figure 9. In the following discussions, V_{OUT2} refers to the LTC3774's channel 2 as a slave and V_{OUT1} refers to channel 1 as a master. To implement the coincident tracking in Figure 9a, connect an additional resistive divider to V_{OUT1} and connect its mid-point to the TK/SS pin of the slave controller. The ratio of this divider should be the same as that of the slave controller's feedback divider shown in Figure 10a. In this tracking mode, V_{OUT1} must be set higher than V_{OUT2} . To implement the ratiometric tracking in Figure 9b, the ratio of the V_{OUT2} divider should be exactly the same as the master controller's feedback divider shown in Figure 10b. By selecting different resis-

tors, the LTC3774 can achieve different modes of tracking including the two in Figure 9.

So which mode should be programmed? While either mode in Figure 9 satisfies most practical applications, some trade-offs exist. The ratiometric mode saves a pair of resistors, but the coincident mode offers better output regulation. Under ratiometric tracking, when the master controller's output experiences dynamic excursion (under load transient, for example), the slave controller output will be affected as well. For better output regulation, use the coincident tracking mode instead of ratiometric.




Figure 9. Two Different Modes of Output Voltage Tracking




Figure 10. Setup and Coincident and Ratiometric Tracking

APPLICATIONS INFORMATION

INTV_{CC} (LDO)

The LTC3774 features a true PMOS LDO that supplies power to INTV_{CC} from the V_{IN} supply. INTV_{CC} powers the LTC3774's internal circuitry. The LDO regulates the voltage at the INTV_{CC} pin to 5.5V when V_{IN} is greater than 6V. The LDO can supply a peak current of 20mA and must be bypassed to ground with a minimum of 4.7μF ceramic capacitor or low ESR electrolytic capacitor. No matter what type of bulk capacitor is used, an additional 0.1μF ceramic capacitor placed directly adjacent to the INTV_{CC} and GND pins is highly recommended.

For applications where the main input power is 5V, tie the V_{IN} and INTV_{CC} pins together and tie the combined pins to the 5V input with a 1Ω or 2.2Ω resistor as shown in Figure 11 to minimize the voltage drop caused by the gate charge current. This will override the INTV_{CC} linear regulator and will prevent INTV_{CC} from dropping too low due to the dropout voltage.




Figure 11. Setup for a 5V Input

Fault Conditions: Current Limit and Current Foldback

The LTC3774 includes current foldback to help limit load current when the output is shorted to ground. If the output falls below 50% of its nominal output level, then the maximum sense voltage is progressively lowered from its maximum programmed value to one-third of the maximum value. Foldback current limiting is not disabled during soft-start or tracking up. Under short-circuit conditions with very low duty cycles, the LTC3774 will begin cycle skipping in order to limit the short-circuit current. In this situation the bottom MOSFET will be dissipating most of the power but less than in normal operation. The short circuit ripple current is determined by the minimum

on-time $t_{ON(MIN)}$ of the LTC3774 (≈ 90 ns with power stage), the input voltage and inductor value:

$$\Delta I_{L(SC)} = t_{ON(MIN)} \cdot \frac{V_{IN}}{L}$$

The resulting short-circuit current is:

$$I_{SC} = \left(\frac{1/3 V_{SENSE(MAX)}}{R_{SENSE}} - \frac{1}{2} \Delta I_{L(SC)} \right)$$

After a short, or while starting, make sure that the load current takes the folded-back current limit into account.

Phase-Locked Loop and Frequency Synchronization

The LTC3774 has a phase-locked loop (PLL) comprised of an internal voltage-controlled oscillator (VCO) and a phase detector. This allows the turn-on of the top MOSFET to be locked to the rising edge of an external clock signal applied to the MODE/PLLIN pin. The phase detector is an edge sensitive digital type that provides zero degrees phase shift between the external and internal oscillators. This type of phase detector does not exhibit false lock to harmonics of the external clock.

The output of the phase detector is a pair of complementary current sources that charge or discharge the internal filter network. There is a precision 20μA current flowing out of the FREQ pin. This allows the user to use a single resistor to GND to set the switching frequency when no external clock is applied to the MODE/PLLIN pin. The internal switch between the FREQ pin and the integrated PLL filter network is on, allowing the filter network to be pre-charged at the same voltage as of the FREQ pin. The relationship between the voltage on the FREQ pin and operating frequency is shown in Figure 12 and specified in the Electrical Characteristics table. If an external clock is detected on the MODE/PLLIN pin, the internal switch mentioned above turns off and isolates the influence of the FREQ pin. Note that the LTC3774 can only be synchronized to an external clock whose frequency is within range of the LTC3774's internal VCO. A simplified block diagram is shown in Figure 13.

APPLICATIONS INFORMATION




Figure 12. Relationship Between Oscillator Frequency and Voltage at the FREQ Pin




Figure 13. Phase-Locked Loop Block Diagram

If the external clock frequency is greater than the internal oscillator's frequency, f_{OSC} , then current is sourced continuously from the phase detector output, pulling up the filter network. When the external clock frequency is less than f_{OSC} , current is sunk continuously, pulling down the filter network. If the external and internal frequencies are the same but exhibit a phase difference, the current sources turn on for an amount of time corresponding to the phase difference. The voltage on the filter network is adjusted until the phase and frequency of the internal and

external oscillators are identical. At the stable operating point, the phase detector output is high impedance and the filter capacitor C_{LP} holds the voltage.

Typically, the external clock (on the MODE/PLLIN pin) input high threshold is 1.6V, while the input low threshold is 1V.

Using the CLKOUT and PHSMD Pins in Multiphase Applications

The LTC3774 features CLKOUT and PHSMD pins that allow multiple LTC3774 ICs to be daisy chained together in multiphase applications. The clock output signal on the CLKOUT pin can be used to synchronize additional ICs in a 3-, 4-, 6-, 8- or 12-phase power supply solution feeding a single high current output, or even several outputs from the same input supply.

The PHSMD pin is used to adjust the phase relationship between channel 1 and channel 2, as well as the phase relationship between channel 1 and CLKOUT. The phases are calculated relative to zero degrees, defined as the rising edge of PWM1. Refer to the Applications Information section for more details on how to create multiphase applications.

Minimum On-Time Considerations

Minimum on-time, $t_{ON(MIN)}$, is the smallest time duration that the LTC3774 is capable of turning on the top MOSFET. It is determined by internal timing delays, power stage timing delays and the gate charge required to turn on the top MOSFET. Low duty cycle applications may approach this minimum on-time limit and care should be taken to ensure that:

$$t_{ON(MIN)} < \frac{V_{OUT}}{V_{IN}(f)}$$

If the duty cycle falls below what can be accommodated by the minimum on-time, the controller will begin to skip cycles. The output voltage will continue to be regulated, but the voltage ripple and current ripple will increase.

APPLICATIONS INFORMATION

The minimum on-time for the LTC3774 is approximately 90ns, with good PCB layout, minimum 30% inductor current ripple and at least 2mV ripple on the current sense signal. The minimum on-time can be affected by PCB switching noise in the voltage and current loop. As the peak sense voltage decreases the minimum on-time gradually increases. This is of particular concern in forced continuous applications with low ripple current at light loads. If the duty cycle drops below the minimum on-time limit in this situation, a significant amount of cycle skipping can occur with correspondingly larger current and voltage ripple.

Efficiency Considerations

The percent efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Percent efficiency can be expressed as:

$$\% \text{Efficiency} = 100\% - (L1 + L2 + L3 + \dots)$$

where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, four main sources usually account for most of the losses in LTC3774 circuits: 1) IC V_{IN} current, 2) MOSFET driver current, 3) I^2R losses, 4) topside MOSFET transition losses.

1. The V_{IN} current is the DC supply current given in the Electrical Characteristics table. V_{IN} current typically results in a small (<0.1%) loss.
2. The MOSFET driver current results from switching the gate capacitance of the power MOSFETs. Each time a MOSFET gate is switched from low to high to low again, a packet of charge dQ moves from the driver supply to ground. The resulting dQ/dt is a current out of the driver supply that is typically much larger than the control circuit current. In continuous mode, $I_{GATECHG} = f(Q_T + Q_B)$, where Q_T and Q_B are the gate charges of the topside and bottom side MOSFETs.

3. I^2R losses are predicted from the DC resistances of the fuse (if used), MOSFET, inductor and current sense resistor. In continuous mode, the average output current flows through L and R_{SENSE} , but is *chopped* between the topside MOSFET and the synchronous MOSFET. If the two MOSFETs have approximately the same $R_{DS(ON)}$, then the resistance of one MOSFET can simply be summed with the resistances of L and R_{SENSE} to obtain I^2R losses. For example, if each $R_{DS(ON)} = 10m\Omega$, $R_L = 10m\Omega$, $R_{SENSE} = 5m\Omega$, then the total resistance is 25m Ω . This results in losses ranging from 2% to 8% as the output current increases from 3A to 15A for a 5V output, or a 3% to 12% loss for a 3.3V output.

Efficiency varies as the inverse square of V_{OUT} for the same external components and output power level. The combined effects of increasingly lower output voltages and higher currents required by high performance digital systems is not doubling but quadrupling the importance of loss terms in the switching regulator system!

4. Transition losses apply only to the topside MOSFET(s), and become significant only when operating at high input voltages (typically 15V or greater). Transition losses can be estimated from:

$$\text{Transition Loss} = (1.7) V_{IN}^2 \cdot I_{O(MAX)} \cdot C_{RSS} \cdot f$$

Other *hidden* losses such as copper trace and internal battery resistances can account for an additional 5% to 10% efficiency degradation in portable systems. It is very important to include these *system* level losses during the design phase. The internal battery and fuse resistance losses can be minimized by making sure that C_{IN} has adequate charge storage and very low ESR at the switching frequency. A 25W supply will typically require a minimum of 20 μ F to 40 μ F of capacitance having a maximum of 20m Ω to 50m Ω of ESR. Other losses including Schottky conduction losses during dead time and inductor core losses generally account for less than 2% total additional loss.

APPLICATIONS INFORMATION

Checking Transient Response

The regulator loop response can be checked by looking at the load current transient response. Switching regulators take several cycles to respond to a step in DC (resistive) load current. When a load step occurs, V_{OUT} shifts by an amount equal to $\Delta I_{LOAD} \cdot ESR$, where ESR is the effective series resistance of C_{OUT} . ΔI_{LOAD} also begins to charge or discharge C_{OUT} generating the feedback error signal that forces the regulator to adapt to the current change and return V_{OUT} to its steady-state value. During this recovery time V_{OUT} can be monitored for excessive overshoot or ringing, which would indicate a stability problem. The availability of the I_{TH} pin not only allows optimization of control loop behavior but also provides a DC-coupled and AC-filtered closed-loop response test point. The DC step, rise time and settling at this test point truly reflects the closed-loop response. Assuming a predominantly second order system, phase margin and/or damping factor can be estimated using the percentage of overshoot seen at this pin. The bandwidth can also be estimated by examining the rise time at the pin. The I_{TH} external components shown in the Typical Application circuit will provide an adequate starting point for most applications. The I_{TH} series R_C - C_C filter sets the dominant pole-zero loop compensation. The values can be modified slightly (from 0.5 to 2 times their suggested values) to optimize transient response once the final PC layout is done and the particular output capacitor type and value have been determined. The output capacitors need to be selected because the various types and values determine the loop gain and phase. An output current pulse of 20% to 80% of full-load current having a rise time of $1\mu s$ to $10\mu s$ will produce output voltage and I_{TH} pin waveforms that will give a sense of the overall loop stability without breaking the feedback loop. Placing a power MOSFET directly across the output capacitor and driving the gate with an appropriate signal generator is a practical way to produce a realistic load step condition. The initial output voltage step resulting from the step change

in output current may not be within the bandwidth of the feedback loop, so this signal cannot be used to determine phase margin. This is why it is better to look at the I_{TH} pin signal which is in the feedback loop and is the filtered and compensated control loop response. The gain of the loop will be increased by increasing R_C and the bandwidth of the loop will be increased by decreasing C_C . If R_C is increased by the same factor that C_C is decreased, the zero frequency will be kept the same, thereby keeping the phase shift the same in the most critical frequency range of the feedback loop. The output voltage settling behavior is related to the stability of the closed-loop system and will demonstrate the actual overall supply performance. A second, more severe transient is caused by switching in loads with large ($>1\mu F$) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with C_{OUT} , causing a rapid drop in V_{OUT} . No regulator can alter its delivery of current quickly enough to prevent this sudden step change in output voltage if the load switch resistance is low and it is driven quickly. If the ratio of C_{LOAD} to C_{OUT} is greater than 1:50, the switch rise time should be controlled so that the load rise time is limited to approximately $25 \cdot C_{LOAD}$. Thus a $10\mu F$ capacitor would require a $250\mu s$ rise time, limiting the charging current to about 200mA.

PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the IC. These items are also illustrated graphically in the layout diagram of Figure 14. Check the following in the PC layout:

1. The $INTV_{CC}$ decoupling capacitor should be placed immediately adjacent to the IC between the $INTV_{CC}$ pin and GND plane. A $1\mu F$ ceramic capacitor of the X7R or X5R type is small enough to fit very close to the IC. An additional $4.7\mu F$ to $10\mu F$ of ceramic, tantalum or other very low ESR capacitance is recommended in order to keep the internal IC supply quiet.

APPLICATIONS INFORMATION




Figure 14. Branch Current Waveforms

- Place the feedback divider between the + and – terminals of C_{OUT}. Route V_{OSNS}⁺ and V_{OSNS}⁻ with minimum PC trace spacing from the IC to the feedback divider.
- Are the SNSA⁺, SNSD⁺ and SNS⁻ printed circuit traces routed together with minimum PC trace spacing? The filter capacitors between SNSA⁺, SNSD⁺ and SNS⁻ should be as close as possible to the pins of the IC.
- Do the (+) plates of C_{IN} connect to the drain of the topside MOSFET as closely as possible? This capacitor provides the pulsed current to the MOSFET.
- Keep the switching nodes away from sensitive small-signal nodes (SNSD⁺, SNSA⁺, SNS⁻, V_{OSNS}⁺, V_{OSNS}⁻). Ideally the PWM and switch nodes printed circuit traces should be routed away and separated from the IC and especially the *quiet* side of the IC. Separate the high dv/dt traces from sensitive small-signal nodes with ground traces or ground planes.
- Use a low impedance source such as a logic gate to drive the MODE/PLLIN pin and keep the lead as short as possible.
- The 47pF to 330pF ceramic capacitor between the I_{TH} pin and signal ground should be placed as close as possible to the IC. Figure 14 illustrates all branch currents in a switching regulator. It becomes very clear after studying the current waveforms why it is critical to keep the high switching current paths to a small physical size. High electric and magnetic fields will radiate from these *loops* just as radio stations transmit signals. The output capacitor ground should return to the negative terminal of the input capacitor and not share a common ground path with any switched current paths. The left half of the circuit gives rise to the *noise* generated by a switching regulator. The ground terminations of the synchronous MOSFET and Schottky diode should return to the bottom plate(s) of the input capacitor(s) with a short isolated PC trace since very high switched currents are present. External OPTI-LOOP[®] compensation allows overcompensation for PC layouts which are not optimized but this is not the recommended design procedure.

APPLICATIONS INFORMATION

8. Are the signal and power grounds kept separate? The IC ground pin and the ground return of C_{INTVCC} must return to the combined C_{OUT} (-) terminals. The V_{OSNS}^+ and I_{TH} traces should be as short as possible. The path formed by the top N-channel MOSFET, Schottky diode and the C_{IN} capacitor should have short leads and PC trace lengths. The output capacitor (-) terminals should be connected as close as possible to the (-) terminals of the input capacitor by placing the capacitors next to each other and away from the Schottky loop described above.
9. Use a modified “star ground” technique: a low impedance, large copper area central grounding point on the same side of the PC board as the input and output capacitors with tie-ins for the bottom of the $INTV_{CC}$ decoupling capacitor, the bottom of the voltage feedback resistive divider and the GND pin of the IC.

Design Example

As a design example of the front page circuit for a two-channel high current regulator, assume $V_{IN} = 12V$ (nominal), $V_{IN} = 20V$ (maximum), $V_{OUT} = 1.5V$, $I_{MAX} = 60A$, and $f = 400kHz$ (see front page schematic).

The regulated output voltage is determined by:

$$V_{OUT} = 0.6V \cdot \left(1 + \frac{R_B}{R_A}\right)$$

Using a 10k 1% resistor from the V_{FB} node to ground, the top feedback resistor is 15k.

The frequency is set by biasing the FREQ pin to 0.75V (see Figure 12).

The inductance value is based on a 35% maximum ripple current assumption (10.5A per phase). The highest value of ripple current occurs at the maximum input voltage:

$$L = \frac{V_{OUT}}{f \cdot \Delta I_{L(MAX)}} \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right)$$

This design will require 0.33 μ H. The Würth 744301033, 0.32 μ H inductor is chosen. At the nominal input voltage (12V), the ripple current will be:

$$\Delta I_{L(NOM)} = \frac{V_{OUT}}{f \cdot L} \left(1 - \frac{V_{OUT}}{V_{IN(NOM)}}\right)$$

It will have 10A (33%) ripple. The peak inductor current will be the maximum DC value plus one-half the ripple current, or 35A per phase.

The minimum on-time occurs at the maximum V_{IN} , and should not be less than 100ns (includes margin):

$$t_{ON(MIN)} = \frac{V_{OUT}}{V_{IN(MAX)}f} = \frac{1.5V}{20V(400kHz)} = 187ns$$

DCR sensing is used in this circuit. If C1 and C2 are chosen to be 220nF, based on the chosen 0.33 μ H inductor with 0.32m Ω DCR, R1 and R2 can be calculated as:

$$R1 = \frac{L}{DCR \cdot C1} = 4.69k$$

$$R2 = \frac{L}{DCR \cdot C2 \cdot 5} = 937\Omega$$

Choose R1 = 4.64k and R2 = 931 Ω .

APPLICATIONS INFORMATION

The maximum DCR of the inductor is 0.34mΩ. The $V_{SENSE(MAX)}$ is calculated as:

$$V_{SENSE(MAX)} = I_{PEAK} \cdot DCR_{MAX} = 12mV$$

The current limit is chosen to be 15mV. If temperature variation is considered, please refer to Inductor DCR Sensing Temperature Compensation with NTC Thermistor.

The power dissipation on the topside MOSFET can be easily estimated. Choosing an Infineon BSC050NE2LS MOSFET results in: $R_{DS(ON)} = 7.1m\Omega$ (max), $V_{MILLER} = 2.8V$, $C_{MILLER} \cong 108pF$. At maximum input voltage with T_J (estimated) = 75°C:

$$P_{MAIN} = \frac{1.5V}{20V} (30A)^2 [1 + (0.005)(75^\circ C - 25^\circ C)] \cdot$$

$$(0.0071\Omega) + (20V)^2 \left(\frac{30A}{2} \right) (2\Omega) (108pF) \cdot$$

$$\left[\frac{1}{5.5V - 2.8V} + \frac{1}{2.8V} \right] (400kHz)$$

$$= 599mW + 377mW$$

$$= 976mW / \text{phase}$$

For a 0.32mΩ DCR, a short-circuit to ground will result in a folded back current of:

$$I_{SC} = \frac{(1/3)15mV}{0.00032\Omega} - \frac{1}{2} \left(\frac{90ns(20V)}{0.33\mu H} \right) = 12.9A / \text{phase}$$

An Infineon BSC010NE2LS, $R_{DS(ON)} = 1.1m\Omega$, is chosen for the bottom FET. The resulting power loss is:

$$P_{SYNC} = \frac{20V - 1.5V}{20V} (30A)^2 \cdot$$

$$[1 + (0.005) \cdot (75^\circ C - 25^\circ C)] \cdot 0.0011\Omega$$

$$P_{SYNC} = 1.14W / \text{phase}$$


C_{IN} is chosen for an equivalent RMS current rating of at least 13.7A. C_{OUT} is chosen with an equivalent ESR of 4.5mΩ for low output ripple. The output ripple in continuous mode will be highest at the maximum input voltage. The output voltage ripple due to ESR is approximately:

$$V_{ORIPPLE} = R_{ESR} (\Delta I_L) = 0.0045\Omega \cdot 10A = 45mV_{P-P}$$

Further reductions in output voltage ripple can be made by placing a 100μF ceramic capacitor across C_{OUT} .

TYPICAL APPLICATIONS

Dual 1.5V/30A and 1.2V/30A LTC3774 Converter with DRMOS and DCR Temperature Coefficient Compensation




L1, L2: WÜRTH 744301033
 COUT1,3: MURATA GRM31CR60J107ME9L
 COUT2,4: SANYO 2R5TPE330M9

3774 1002

TYPICAL APPLICATIONS

2-Phase 1.2V/60A LTC3774 Converter with DR MOS



L1, L2: WÜRTH 744301033
 COUT1: MURATA GRM31CR60J107ME39L
 COUT2: SANYO 2R5TPE330M9

3774 TMO3

REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	01/14	Replaced Undervoltage Lockout curve Revised Inductor DCR Sensing Temp Comp and NTC Compensated DCR Sensing sections	6 17, 18
B	07/15	Minor typographical changes Changed INTV _{CC} pin description	3, 4, 6, 9 8
C	04/17	Clairification on selecting DrMOS Devices	21

