




# CED740A/CEU740A

## N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

### FEATURES

- 400V, 9A,  $R_{DS(ON)} = 0.55\Omega$  @ $V_{GS} = 10V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Lead-free plating ; RoHS compliant.
- TO-251 & TO-252 package.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	400	V
Gate-Source Voltage	$V_{GS}$	$\pm 30$	V
Drain Current-Continuous @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$	$I_D$	9 6.3	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	36	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	$P_D$	107 0.7	W W/ $^\circ C$
Single Pulsed Avalanche Energy <sup>e</sup>	$E_{AS}$	203	mJ
Single Pulsed Avalanche Current <sup>e</sup>	$I_{AS}$	9	A
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 175	$^\circ C$

### Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{JC}$	1.4	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	$R_{JA}$	50	$^\circ C/W$

This is preliminary information on a new product in development now .  
Details are subject to change without notice .

Rev 1. 2012.Feb  
<http://www.cetsemi.com>



# CED740A/CEU740A

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	400			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 400\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 5\text{A}$		0.44	0.55	$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1610		pF
Output Capacitance	$C_{\text{oss}}$			135		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			5		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 320\text{V}, I_D = 9\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 9.1\Omega$		19	38	ns
Turn-On Rise Time	$t_r$			4	10	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			34	76	ns
Turn-Off Fall Time	$t_f$			3	8	ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 320\text{V}, I_D = 9\text{A}, V_{\text{GS}} = 10\text{V}$		24	31	nC
Gate-Source Charge	$Q_{\text{gs}}$			6		nC
Gate-Drain Charge	$Q_{\text{gd}}$			4		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				9	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 9\text{A}$			1.5	V
<b>Notes :</b>						
a.Repetitive Rating : Pulse width limited by maximum junction temperature.						
b.Device Mounted on FR4 Board, $t < 10$ sec.						
c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$ , Duty Cycle $\leq 2\%$ .						
d.Guaranteed by design, not subject to production testing						
e.L = 5mH, $I_{AS} = 9\text{A}$ , $V_{DD} = 50\text{V}$ , $R_G = 25\Omega$ , Starting $T_J = 25^\circ\text{C}$						



# CED740A/CEU740A




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



# CED740A/CEU740A




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve