


Full-Bridge PWM Gate Driver

FEATURES AND BENEFITS


- PHASE/ENABLE/MODE control logic
- Overcurrent indication
- Adjustable off-time and blank-time
- Adjustable current limit
- Adjustable gate drive
- Synchronous rectification
- Internal UVLO
- Crossover-current protection
- MOSFET VDS protection
- Voltage output proportional to load current
- Decay-mode selection for external PWM
- A4956K is AEC-Q100 Grade 1 qualified
- Commercial temperature grade (A4956G: -40°C to 105°C)
- Automotive temperature grade (A4956K: -40°C to 125°C)

PACKAGES:

20-Pin QFN (suffix "ES")
with Exposed Thermal Pad



20-Pin eTSSOP (suffix "LP")
with Exposed Thermal Pad



Not to scale


DESCRIPTION

Designed for pulse-width-modulated (PWM) control of DC motors, the A4956 is capable of 50 V operation and provides gate drive for an all n-channel external MOSFET bridge.

Input terminals are provided for use in controlling the speed and direction of a DC motor with externally applied PWM control signals. Internal synchronous rectification control circuitry is provided to lower power dissipation during PWM operation.

Internal circuit protection includes VDS protection, thermal shutdown with hysteresis, undervoltage monitoring of VBB, and crossover-current protection.

The A4956 is supplied in a low-profile 4×4 mm, 20-contact QFN package (suffix "ES") and a 20-lead eTSSOP (suffix "LP"), both with exposed thermal pad.




Functional Block Diagram

SPECIFICATIONS

Selection Guide

Part Number	Ambient Temp Range	Packing	Notes
A4956GESTR-T	-40°C to 105°C	1500 pieces per 7-in. reel	
A4956GLPTR-T	-40°C to 105°C	4000 pieces per 13-in. reel	
A4956KLPTR-T	-40°C to 125°C	4000 pieces per 13-in. reel	AEC-Q100 Qualified



Absolute Maximum Ratings


Characteristic	Symbol	Notes	Rating	Unit
Load Supply Voltage	V_{BB}		50	V
Motor Outputs	S_x	S_x – SENSE; V_{BB} – S_x	-2 to 52	V
SENSE	V_{SENSE}		-0.5 to 0.5	V
		$T_W < 500$ ns	-4 to 4	V
OCLn	V_{OCLn}		-0.3 to 5.5	V
VREF	V_{REF}		-0.3 to 5.5	V
ISET	V_{ISET}		-0.3 to 5.5	V
AIOU	V_{AIOU}		-0.3 to 5.5	V
Logic Input Voltage Range	V_{IN}	PHASE, ENABLE, MODE	-0.3 to 5.5	V
Junction Temperature	T_J		150	°C
Storage Temperature Range	T_S		-55 to 150	°C
Operating Temperature Range	T_A	Range G	-40 to 105	°C
		Range K	-40 to 125	°C

Thermal Characteristics


(may require derating at maximum conditions, see application information)

Characteristic	Symbol	Test Conditions*	Value	Unit
ES Package	$R_{\theta JA}$	4-Layer PCB, 1 in ² Cu	37	°C/W
LP Package		4-Layer PCB, 1 in ² Cu	28	°C/W

*Power dissipation and thermal limits must be observed.



Package ES, 20-Pin QFN Pin-Outs



Package LP, 20-Pin eTSSOP Pin-Outs

Terminal List Table

Name	Number		Function
	ES Package	LP Package	
ISET	1	8	Terminal to set gate drive current
MODE	2	9	Digital MODE input
SENSE	3	10	Sense resistor connection, low-side gate return
GLB	4	11	Gate driver
GLA	5	12	Gate driver
GHB	6	13	Gate driver
SB	7	14	High-side bridge reference
GHA	8	15	Gate driver
SA	9	16	High-side bridge reference
VCP	10	17	Charge pump reservoir cap connection
CP2	11	18	Charge pump terminal
VBB	12	19	Supply voltage
CP1	13	20	Charge pump terminal
GND	14	1	Ground
AIOUT	15	2	Analog output proportional to V_{SENSE}
OCLn	16	3	OCF and OVP output flag, open drain
VREF	17	4	Analog OCP reference input
ENABLE	18	5	Digital ENABLE input
PHASE	19	6	Digital PHASE input
RC	20	7	Terminal to set blank- and off-time
PAD	–	–	

ELECTRICAL CHARACTERISTICS: valid for Temperature Range G version at $T_J = 25^\circ\text{C}$ and for Temperature Range K version at $T_J = -40^\circ\text{C}$ to 150°C , $V_{BB} = 5.5$ to 50 V, unless otherwise specified

Characteristics	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
VBB Supply Current	I_{BB}		–	6	10	mA
	I_{BB}	SLEEPn = low, Standby Mode	–	–	5	μA
Gate Drive						
High-Side Gate Drive Output	GH	Relative to V_{BB} , $I_{GATE} = 200 \mu\text{A}$, $V_{BB} = 8$ to 50 V	6.5	6.8	7.5	V
		Relative to V_{BB} , $I_{GATE} = 200 \mu\text{A}$, $V_{BB} = 5.5$ V	–	5.2	–	
Low-Side Gate Drive Output	GL	$I_{GATE} = 200 \mu\text{A}$, $V_{BB} = 8$ to 50 V	6.5	6.8	7.5	V
		$I_{GATE} = 200 \mu\text{A}$, $V_{BB} = 5.5$ V	–	5.4	–	
Gate Drive Pull-Up Current	I_{GPU}	$R_{SET} = 30 \text{ k}\Omega$; GH = GL = 4 V	21	30	39	mA
Gate Drive Pull-Down Current	I_{GPD}	$R_{SET} = 30 \text{ k}\Omega$; GH = GL = 4 V	47	68	89	mA
Dead-Time	t_{DT}		–	1000	–	ns
Passive Pull-Down Resistance	R_{GPD}		30	50	70	$\text{k}\Omega$
Logic Input and Output						
Logic Output Voltage	V_{OCLn}	$I = 2 \text{ mA}$, Overcurrent Detected	–	0.2	0.3	V
Logic Output Leakage	I_{OCLn}	$V = 5 \text{ V}$, Normal Operation	–	–	5	μA
PWM Current Limit Flag Timer	t_{OCLn}		300	500	600	us
Logic Input Voltage	V_{IH}		2.0	–	–	V
	V_{IL}		–	–	0.8	V
	$V_{IL(STANDBY)}$	Standby Mode, ENABLE input	–	–	0.4	V
Logic Input Hysteresis	V_{HYS}		–	320	–	mV
Logic Input Pull-Down Resistor	R_{PD}		30	50	70	$\text{k}\Omega$
VREF Input Current	I_{VREF}	$V_{REF} = 2.5 \text{ V}$	–5	< 1	5	μA
VREF Input Range	V_{REF}		0	–	2.5	V
Current Gain	A_V	V_{REF}/V_{SENSE} , $V_{REF} = 2.5 \text{ V}$	9.5	–	10.5	V/V
Input Offset, SENSE	$V_{OSSENSE}$		–10	–	10	mV
Fixed Off-Time	T_{OFF}	$R_{RC} = 30 \text{ k}\Omega$, $C_{RC} = 1 \text{ nF}$	–	30	–	μs
Percent Fast Decay	P_{FD}	Internal PWM chop	–	13	–	%
Blank-Time	T_{BLK}	$R_{RC} = 30 \text{ k}\Omega$, $C_{RC} = 1 \text{ nF}$	2.1	3	3.9	μs
Standby Timer			0.7	1.0	1.3	ms
Power-Up Delay	T_{pu}	Time until outputs are enabled	–	50	300	μs
AIOUT Gain	A_{IOUT}	A_{IOUT}/V_{SENSE} , $V_{SENSE} = 50$ to 200 mV	9	10	11	V/V
Input Offset, AIOUT	$V_{OSAIOUT}$		–15	–	15	mV
Sample-and-Hold Accuracy	SH_{ACC}		–	15	–	mV
Sample-and-Hold Droop Rate	V_{DROOP}		–	–	1	$\text{mV}/\mu\text{s}$
AIOUT Output Impedance	$ROUT_{AIOUT}$		0.75	1.00	1.45	$\text{k}\Omega$
Protection Circuits						
UVLO Enable Threshold	$UVLO_{VBB}$	V_{BB} rising	5.10	5.25	5.40	V
UVLO Hysteresis	$UVLO_{HYS}$		200	300	350	mV
VDS Threshold	VDS_{THRES}		–	2	–	V
Thermal Shutdown Temperature	T_{JTSD}	Temperature increasing.	150	165	185	$^\circ\text{C}$
Thermal Shutdown Hysteresis	ΔT_J	Recovery = $T_{JTSD} - \Delta T_J$	–	30	–	$^\circ\text{C}$



¹ Specified limits are tested at a single temperature and assured over operating temperature range by design and characterization

² Target trip level = $V_{DSTH} = V_{DRAIN} - S_x$ (High Side On) or $V_{DSTH} = S_x - SENSE$ (Low Side On)

Control Logic

PHASE	ENABLE	MODE	$10 \times V_{SENSE} > V_{REF}$	OUTA	OUTB	Function
x	0 (>1ms)	x	x	Z	Z	Sleep (Standby) Mode
0	0 (<1ms)	0	false	H	L	EN Chop, Fast Decay SR *
1	0 (<1ms)	0	false	L	H	EN Chop, Fast Decay SR *
0	1	x	false	L	H	Reverse
1	1	x	false	H	L	Forward
x	0 (<1ms)	1	false	L	L	Slow Decay SR (Brake)
0	1	x	true	H/L	L	Internal Chop Reverse, Mixed Decay *
1	1	x	true	L	H/L	Internal Chop Forward, Mixed Decay *

* In fast decay, outputs change to high-Z state when load current approaches zero, to prevent reversal of current.



- A. Internal OCL chop. AIOUT holds while SENSE voltage varies during the mixed-decay off-time.
- B. ENABLE chop, MODE = high (slow decay). AIOUT holds while SENSE voltage drops to 0 V during slow decay.
- C. Slow-decay timeout. AIOUT is forced to 0 V 300 μs after ENABLE goes low.
- D. ENABLE chop, MODE = low (fast decay). AIOUT tracks V_{SENSE} and thus is clamped at 0 V during fast decay.

FUNCTIONAL DESCRIPTION

Device Operation

The A4956 is designed to operate DC motors. The output drivers are capable of 50 V with gate-driver capability for an all n-channel external MOSFET H-bridge. Control logic includes synchronous rectification to reduce power dissipation. Current limit is regulated by fixed off-time pulse-width-modulated (PWM) control circuitry.

Internal PWM Current Control

Peak current is regulated by monitoring the voltage on an external sense resistor.

$$I_{PEAK} = \frac{V_{REF}}{(10 \times R_{SENSE})}$$

When the peak current is exceeded, the source driver turns off for a fixed period t_{OFF} to chop the current. The outputs operate in mixed-decay mode during t_{OFF} . Refer to the Fixed Off-Time Setting section to set t_{OFF} .

The internal current-sense circuit is ignored for t_{BLANK} after PWM transitions. The comparator output is blanked to prevent false overcurrent detection due to reverse recovery currents of the clamp diodes, or switching transients related to the capacitance of the load, or both. Refer to the Blank-Time Setting section to set t_{BLANK} .

Brake

It is important to note that the internal PWM current control circuit will not limit the current when braking, since the current does not flow through the sense resistor. The maximum current can be approximated by V_{BEMF} / R_{MOTOR} . Care should be taken to ensure that the maximum ratings of the external MOSFET are not exceeded in worst-case braking situations of high speed and high inertial loads.

ISET

A resistor from ISET terminal to ground sets the magnitude of the gate current. The sink and source current ratios are fixed at approximately 2-to-1 where the pull-down current is approximately two times the pull-up current. R_{ISET} should be between 20 and 150 k Ω .

The formula for determining the gate drive is:

$$I_{GATE_HS} (mA) = 1.9 + \frac{900}{R_{ISET} (k\Omega)}$$

$$I_{GATE_LS} (mA) = 3.5 + \frac{1700}{R_{ISET} (k\Omega)}$$

RC

The RC terminal is used to set both fixed off-time and blank-time for the internal PWM current control. Refer to the following three sections to select RC component values.

Fixed Off-Time Setting

The internal PWM current-control circuitry uses a one-shot to control the time the drivers remain off. The one-shot off-time (t_{OFF}) is determined by the selection of an external resistor and capacitor connected from the RC timing terminal to ground. The off-time, over a range of values of $C_{RC} = 470$ to 1500 pF and $R_{RC} = 12$ to 100 k Ω , is approximated by:

$$t_{OFF} = R_{RC} \times C_{RC} + \text{dead time}$$

Blank-Time Setting

This circuit blanks the output of the current-sense comparator when the outputs are switched by the internal current-control circuitry or by an external PWM chop command. The comparator blanking time, t_{BLANK} , is determined by the selection of an external resistor and capacitor connected from the RC timing terminal to ground, and is approximated by:

$$t_{BLANK} = 2.6 \mu s \times C_{RC} (nF) \times e^{(3.6/R_{RC}(k\Omega))}$$

MODE

The input terminal MODE is used to select the bridge behavior when the ENABLE input is brought low. Slow-decay or fast-decay mode can be selected. A logic high on the terminal puts the device in slow-decay mode.

Slow Decay

In slow-decay mode, the low-side switch stays on and the high-side switch turns off. Due to the synchronous rectification feature, the complementary low-side switch turns on after a dead-time.

Fast Decay SR

In fast-decay mode, the high-side and low-side switches turn off, and the complementary pair of switches is turned on, effectively reversing the voltage polarity across the motor winding.

Mixed Decay

When the peak current is reached, as set by the sense resistor and voltage on VREF, the PWM current limiter initiates an off-time. The off-time is determined by the resistor and capacitor on the RC terminal. In mixed-decay mode, the driver will initiate a fast decay, after a dead-time, for 13% of the programmed off-time.

After the fast-decay time expires, the bridge will switch to slow decay for the remaining off-time. When the bridge is operating in fast decay, it will internally prevent current reversal by putting the bridge in a high-Z state if the current through the sense resistor falls close to zero.

OCln Output

An open drain logic output will be driven low to indicate system operation. The OCln terminal is driven low under two conditions:

1. When the system is limiting current to value set by VREF and R_{SENSE}. Once overcurrent events are no longer detected, the A4956 will release the indication after a time t_{OCln}.
2. When a VDS fault is detected, the OCln terminal is driven low. It is released when the fault is reset.

The OCln terminal, in combination with the AIOUT terminal, can provide valuable information about how the system is behaving:

- Overcurrent events can indicate a motor stall condition, in which case the system controller can respond to the fault condition by reducing PWM duty. When OCln is low and the voltage on AIOUT is greater than 0 V, the controller is actively limiting current with the internal, fixed off-time PWM current limiter.
- In the case of a VDS fault, the OCln terminal is also driven low, but the AIOUT voltage will be 0 V, because the bridge has been disabled. This notifies the user that a VDS fault has occurred and the driver has been disabled.

AIOUT

An analog output can be used to monitor current through the external sense resistor (if used). The SENSE voltage is gained by a factor of 10 and fed to the AIOUT terminal. A sample-and-hold circuit is used to capture the voltage across the sense resistor and holds it during periods when the voltage is not representative of the current in the motor. The AIOUT Output diagram illustrates when the voltage is held. The held voltage will droop at a rate equal to V_{DROOP}. In the case of a VDS fault on the bridge, the AIOUT terminal will be discharged to zero volts.

Charge Pump

The Charge Pump is used to generate a supply above VBB to drive the high-side MOSFETs. The VCP voltage is internally monitored and, in the case of a fault condition, the outputs of the device are disabled.

MOSFET VDS Protection

The drain-to-source voltage is monitored across the MOSFET any time the MOSFET is on. If the voltage across the MOSFET exceeds VDS_{THRES}, the bridge is disabled and latched off.

In order to prevent false VDS faults, the VDS monitor is blanked immediately after any MOSFET is turned on. The VDS monitor waits for a blank-time defined by the components on the RC terminal before monitoring the VDS level. During the off-time when SR is active, VDS blanking is fixed at 1 μs.

VDS Fault

When a VDS fault occurs, and the bridge is disabled, and the fault is latched, the OCln terminal is immediately driven low. The latch can only be reset by going into standby or by dropping VBB below the UVLO threshold.

Standby Mode

Low power standby mode is activated when ENABLE is held logic LOW for T_{STB} (typically 1 ms). Standby mode disables most of the internal circuitry, including the charge pump and internal regulator. When coming out of standby mode, the A4956 requires up to 300 μs before the outputs can respond to input commands.







TSD

If the die temperature increases to approximately T_{TSD}, the full bridge outputs will be disabled until the internal temperature falls below T_{TSD} minus a hysteresis level of T_{HYS}.

Fault Shutdown

In the event of a fault due to excessive junction temperature, or low voltage on VCP or VBB, the outputs of the device are disabled until the fault condition is removed. At power-up, the UVLO circuit disables the drivers until the UVLO thresholds are exceeded.

TERMINAL CIRCUIT DIAGRAMS



PACKAGE OUTLINE DRAWINGS


For Reference Only – Not for Tooling Use

(Reference JEDEC MO-220WGGD)

Dimensions in millimeters

NOT TO SCALE

Exact case and lead configuration at supplier discretion within limits shown



ES Package, 20-Pin QFN with Exposed Thermal Pad


For Reference Only – Not for Tooling Use

(Reference MO-153 ACT)

NOT TO SCALE

Dimensions in millimeters

Exact case and lead configuration at supplier discretion within limits shown



B PCB Layout Reference View

D Standard Branding Reference View

N = Device part number
 A = Supplier emblem
 Y = Last two digits of year of manufacture
 W = Week of manufacture
 L = Lot number

- A** Terminal #1 mark area
- B** Reference land pattern layout (reference IPC7351 SOP65P640X110-21M); all pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5)
- C** Exposed thermal pad (bottom surface)
- D** Branding scale and appearance at supplier discretion

LP Package, 20-Pin eTSSOP with Exposed Thermal Pad

Revision History

Revision	Revision Date	Description of Revision
–	February 12, 2015	Initial Release
1	July 14, 2015	Updated functional block diagram (page 1); added packing information (page 2); changed references to LSS to SENSE.

Copyright ©2015, Allegro MicroSystems, LLC

Allegro MicroSystems, LLC reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com

