

# NIV2161, NIS2161

## ESD Protection with Automotive Short-to-Battery/Ground Protection

### Low Capacitance ESD Protection w/ short-to-battery and short-to-ground Protection for Automotive High Speed Data Lines

The NIS/NIV2161 is designed to protect high speed data lines from ESD as well as short to vehicle battery situations. The ultra-low capacitance and low ESD clamping voltage make this device an ideal solution for protecting voltage sensitive high speed data lines while the low  $R_{DS(on)}$  FET limits distortion on the signal lines. The flow-through style package allows for easy PCB layout and matched trace lengths necessary to maintain consistent impedance between high speed differential lines such as USB and LVDS protocols.

#### Features

- Low Capacitance (0.40 pF Typical, I/O to GND)
- Protection for the Following Standards:  
IEC 61000-4-2 (Level 4) & ISO 10605
- Integrated MOSFETs for Short-to-Battery and Short-to-Ground Protection
- NIV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### Typical Applications

- Automotive High Speed Signal Pairs
- USB 2.0/3.0
- LVDS
- APIX 2/3

#### ABSOLUTE MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Operating Junction Temperature Range	$T_{J(max)}$	-55 to +150	$^\circ\text{C}$
Storage Temperature Range	$T_{STG}$	-55 to +150	$^\circ\text{C}$
Drain-to-Source Voltage	$V_{DSS}$	30	V
Gate-to-Source Voltage	$V_{GS}$	$\pm 10$	V
Lead Temperature Soldering	$T_{SLD}$	260	$^\circ\text{C}$
IEC 61000-4-2 Contact (ESD)	ESD	$\pm 8$	kV
IEC 61000-4-2 Air (ESD)	ESD	$\pm 15$	kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




ON Semiconductor®

[www.onsemi.com](http://www.onsemi.com)



WDFN10  
CASE 511CA



#### MARKING DIAGRAM



V2 = Specific Device Code  
M = Date Code  
▪ = Pb-Free Package

(Note: Microdot may be in either location)

#### PIN CONFIGURATION AND SCHEMATICS



#### ORDERING INFORMATION

Device	Package	Shipping†
NIV2161MTTAG	WDFN10 (Pb-Free)	3000 / Tape & Reel
NIS2161MTTAG	WDFN10 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# NIV2161, NIS2161

## ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Reverse Working Voltage	$V_{RWM}$	I/O Pin to GND		5	16	V
Breakdown Voltage	$V_{BR}$	$I_T = 1\text{ mA}$ , I/O Pin to GND	16.5			V
Reverse Leakage Current	$I_R$	$V_{RWM} = 5\text{ V}$ , I/O Pin to GND			1.0	$\mu\text{A}$
Clamping Voltage	$V_C$	$I_{PP} = 1\text{ A}$ , I/O Pin to GND (8/20 $\mu\text{s}$ pulse)			29	V
Clamping Voltage (Note 1)	$V_C$	IEC61000-4-2, $\pm 8\text{ KV}$ Contact	See Figure 1			
Clamping Voltage TLP (Note 2) See Figures 4 & 5	$V_C$	$I_{PP} = \pm 8\text{ A}$ $I_{PP} = \pm 16\text{ A}$		39		V
				66		V
Junction Capacitance Match	$\Delta C_J$	$V_R = 0\text{ V}$ , $f = 1\text{ MHz}$ between I/O 1 to GND and I/O 2 to GND		1.0		%
Junction Capacitance	$C_J$	$V_R = 0\text{ V}$ , $f = 1\text{ MHz}$ between I/O Pins and GND (Pin 7 to GND, Pin 9 to GND)		0.40		pF
Drain-to-Source Breakdown Voltage	$V_{BR(DSS)}$	$V_{GS} = 0\text{ V}$ , $I_D = 100\ \mu\text{A}$	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$V_{BR(DSS)}/T_J$	Reference to $25^\circ\text{C}$ , $I_D = 100\ \mu\text{A}$		27		$\text{mV}/^\circ\text{C}$
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{GS} = 0\text{ V}$ , $V_{DS} = 30\text{ V}$			1.0	$\mu\text{A}$
Gate-to-Source Leakage Current	$I_{GSS}$	$V_{DS} = 0\text{ V}$ , $V_{GS} = \pm 5\text{ V}$			$\pm 1.0$	$\mu\text{A}$
Gate Threshold Voltage (Note 3)	$V_{GS(TH)}$	$V_{DS} = V_{GS}$ , $I_D = 100\ \mu\text{A}$	0.1	1.0	1.5	V
Gate Threshold Voltage Temperature Coefficient	$V_{GS(TH)}/T_J$	Reference to $25^\circ\text{C}$ , $I_D = 100\ \mu\text{A}$		-2.5		$\text{mV}/^\circ\text{C}$
Drain-to-Source On Resistance	$R_{DS(on)}$	$V_{GS} = 4.5\text{ V}$ , $I_D = 125\text{ mA}$		1.4	7.0	$\Omega$
		$V_{GS} = 2.5\text{ V}$ , $I_D = 125\text{ mA}$		2.3	7.5	
Forward Transconductance	$g_{FS}$	$V_{DS} = 3.0\text{ V}$ , $I_D = 125\text{ mA}$		80		$\text{mS}$
Switching Turn-On Delay Time (Note 4)	$t_{d(ON)}$	$V_{GS} = 4.5\text{ V}$ , $V_{DS} = 24\text{ V}$ $I_D = 125\text{ mA}$ , $R_G = 10\ \text{V}\Omega$		9		nS
Switching Turn-On Rise Time (Note 4)	$t_r$			41		nS
Switching Turn-Off Delay Time (Note 4)	$t_{d(OFF)}$			96		nS
Switching Turn-Off Fall Time (Note 4)	$t_f$			72		nS
Drain-to-Source Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0\text{ V}$ , $I_S = 125\text{ mA}$		0.79	0.9	V
3 dB Bandwidth	$f_{BW}$	$R_L = 50\ \Omega$		5		GHz

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- For test procedure see Figures 3 and 4 and application note AND8307/D.
- ANSI/ESD STM5.5.1 – Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model.  
TLP conditions:  $Z_0 = 50\ \Omega$ ,  $t_p = 100\text{ ns}$ ,  $t_r = 4\text{ ns}$ , averaging window;  $t_1 = 30\text{ ns}$  to  $t_2 = 60\text{ ns}$ .
- Pulse test: pulse width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$
- Switching characteristics are independent of operating junction temperatures.




Figure 1. IEC61000-4-2 ±8kV Contact ESD Clamping Voltage

IEC61000-4-2 Spec.

Level	Test Voltage (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 2. IEC61000-4-2 Spec




Figure 3. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8307/D – Characterization of ESD Clamping Performance.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.




Figure 4. Positive TLP I-V Curve




Figure 5. Negative TLP I-V Curve

NOTE: TLP parameter:  $Z_0 = 50 \Omega$ ,  $t_p = 100 \text{ ns}$ ,  $t_r = 300 \text{ ps}$ , averaging window:  $t_1 = 30 \text{ ns}$  to  $t_2 = 60 \text{ ns}$ .  $V_{IEC}$  is the equivalent voltage stress level calculated at the secondary peak of the IEC 61000-4-2 waveform at  $t = 30 \text{ ns}$  with  $2 \text{ A/kV}$ . See TLP description below for more information.

**Transmission Line Pulse (TLP) Measurement**

Transmission Line Pulse (TLP) provides current versus voltage (I-V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 6. TLP I-V curves of ESD protection devices accurately demonstrate the product’s ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 7 where an 8 kV IEC 61000-4-2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I-V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels. For more information on TLP measurements and how to interpret them please refer to AND9007/D.




Figure 6. Simplified Schematic of a Typical TLP System




Figure 7. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms

TYPICAL MOSFET PERFORMANCE CURVES




Figure 8. On-Region Characteristics




Figure 9. Transfer Characteristics




Figure 10. On-Resistance vs. Gate-to-Source Voltage




Figure 11. On-Resistance vs. Drain Current and Gate Voltage




Figure 12. On-Resistance Variation with Temperature





Figure 13. Drain-to-Source Leakage Current vs. Voltage

## APPLICATION INFORMATION

Today's connected cars are using multiple high speed signal pair interfaces for various applications such as infotainment, connectivity and ADAS. The electrical hazards likely to be encountered in these automotive high speed signal interfaces include damaging ESD and transient events which occur during manufacturing and assembly, by vehicle occupants or other electrical circuits in the vehicle. The major documents discussing ESD and transient events as far as road vehicles are concerned are ISO 10605 (Road vehicles – Test methods for electrical disturbances from electrostatic discharge) which describes ESD test methods and ISO 7637 (Road vehicles – Electrical disturbances from conduction and coupling) for effects caused by other electronics in the vehicle. ISO 10605 is based on IEC 61000-4-2 Industry Standard, which specifies the various levels of ESD signal characteristics, but also includes additional vehicle-specific requirements. Further, OEM specific test requirements are usually also imposed. In addition, these high speed signal pairs require protection from short-to-battery (which goes up to 16 VDC) and short-to-ground faults.

A suitable protection solution must satisfy well known constraints, such as low capacitive loading of the signal lines to minimize signal attenuation, and also respond quickly to surges and transients with low clamping voltage. In addition, small package sizes help to minimize demand for board-space while providing the ability to route the trace signals with minimal bending to maintain signal integrity.

The NIV2161 provides a solution to these high speed signal interface protections from ESD as well as short-to-battery and short-to-ground situations. The ESD-protection is designed to meet the IEC61000-4-2 level 4 with a low I/O-to-ground capacitance of 0.65 pF typical. Capacitances are closely matched to preserve signal integrity. Low dynamic resistance allows very low clamping voltages, and the breakdown voltage of 16.5 V allows the device to survive a short-to-battery condition, which ranges from 9 V to 16 V. The series FETs are designed with very low on-state resistance ( $R_{DS(ON)}$ ), and feature an internal layout that allows flow-through design to maintain high-speed signal integrity. The threshold voltage of 1.0 V allows operation at low gate-drive voltages consistent with USB, LVDS and other low level signals.



### PCB Layout Guidelines

It is not necessary to route both pins 1-10 (and 5-6) together with a top metal trace as both Source 1 and both Source 2 pins are internally connected respectively. Also, steps must be taken for proper placement and signal trace routing of the ESD protection device in order to ensure the maximum ESD survivability and signal integrity for the application. Such steps are listed below.

- Place the ESD protection device as close as possible to the I/O connector to reduce the ESD path to ground and improve the protection performance.
- Make sure to use differential design methodology and impedance matching of all high speed signal traces.
  - ◆ Use curved traces when possible to avoid unwanted reflections.
  - ◆ Keep the trace lengths equal between the positive and negative lines of the differential data lanes to avoid common mode noise generation and impedance mismatch.
  - ◆ Place grounds between high speed pairs and keep as much distance between pairs as possible to reduce crosstalk.

## Modes of Operation

There are three distinct modes of operation of the NIV2161: normal (steady state), short-to-battery event, and short-to-ground event. The below describes each of these in more detail.

### Normal Operation (Steady State)

In normal operation, the MOSFETs operate in linear mode, with all source and drain voltages nearly equal, passing the signal levels effectively from the USB transceiver. To ensure successful link communication, the applied gate voltage must be greater than the maximum signal level from the data line plus the maximum threshold voltage of the MOSFET device. Due to the NIV2161's low threshold voltage of 1.5 V, both 3.3 and 5 V gate drives are suitable to provide headroom for most communication protocols. An optional addition to the application may be a pull-up resistor from the MOSFET sources to the gate. When properly specified for the application (generally  $> 15 \text{ k}\Omega$  is appropriate), the resistor will be transparent in normal operation and will not impede link communication. While the gate is de-powered and the link is inactive, this pull-up resistor (regardless of value) discharges the gate and completely isolates the data link from the line drivers, preventing any stimulus from damaging the data line drivers at this point. Depending on link speed and signal levels, too low of a resistor value (generally  $5 \text{ k}\Omega$  or less) produces a stronger pull-up effect that can distort the link, and must be considered in the design process.

### Short-to-Battery (STB) Event

While the NIV2161 and data channel are off, one pair of MOSFET body diodes passively protects the USB transceiver's ports. While the data channel is on during a STB event, the NIV2161 actively uses the internal MOSFETs to clamp in a manner akin to level-shifting as the MOSFET operates in the saturation region. The source node will increase to a threshold voltage minus a very small working voltage below the gate potential thus allowing current to flow into the data port, limited by the port impedance. In this way, the NIV2161 protects the data port by both limiting the termination current as well as voltage clamping the data port itself.


### Short-to-Ground (STG) Event

During an active STG event, NIV2161 protection function is achieved by the shared-source MOSFET configuration as well as passively using the bidirectional ESD diode configuration. During this event, the data line output is shorted to the battery ground or the local ground for the signal controller (and any onboard power regulator) is disconnected from the battery ground. The NIV2161's bidirectional ESD diodes block any reverse current path to the data line output by a reverse-connected ESD diode, while not compromising ESD protection functionality. During a passive STG event, the internal regulator's current sources (of the USB transceiver or any onboard discrete component) are generally weak enough that there is no danger of power-related damage to the terminations.

# NIV2161, NIS2161



## PACKAGE DIMENSIONS

### WDFN10 3.5x2, 0.675P CASE 511CA ISSUE A



#### NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSIONS b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP.



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marketing.pdf](http://www.onsemi.com/site/pdf/Patent-Marketing.pdf). ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

**LITERATURE FULFILLMENT:**  
Literature Distribution Center for ON Semiconductor  
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5817-1050

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)  
**Order Literature:** <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative