

Data Sheet August 12, 2010 FN6189.3

# TFT-LCD I<sup>2</sup>C Programmable VCOM Calibrator

The  $V_{COM}$  voltage of an LCD panel needs to be adjusted to remove flicker. This part provides a digital interface to control the sink-current output that attaches to an external voltage divider. The increase in output sink current lowers the voltage on the external divider, which is applied to an external  $V_{COM}$  buffer amplifier. The desired  $V_{COM}$  setting is loaded from an external source via a standard 2-wire  $I^2C$  serial interface. At power up, the part automatically comes up at the last programmed EEPROM setting.

An external resistor attaches to the SET pin and sets the full-scale sink current that determines the lowest voltage of the external voltage divider.

The ISL45041 is available in an 8 Ld 3mmx3mm TDFN package with a maximum thickness of 0.8mm for ultra thin LCD panel design.

An evaluation kit complete with software to control the DCP from a computer is available. Reference Application Note <u>AN1275</u> and "Ordering Information".

## **Ordering Information**

PART NUMBER (Note)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG.#
ISL45041IRZ	041Z	0 to +85	8 Ld 3x3 TDFN	L8.3X3A
ISL45041IRZ-T*	041Z	0 to +85	8 Ld 3x3 TDFN Tape and Reel	L8.3X3A
ISL45041EVAL1Z	Evaluation Board			

<sup>\*</sup>Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


#### Features

- · 128-Step Adjustable Sink Current Output
- 2.25V to 3.6V Logic Supply Voltage Operating Range (2.25V Minimum Programming Voltage)
- Analog Supply Voltage Range 4.5V to 18V for VDD from 2.6V to 3.6V; 4.5V to 13V for VDD from 2.25V to 2.6V
- I<sup>2</sup>C Interface (Slave and Transmitter) Address: 1001111
- · On-Board 7-Bit EEPROM
- · Output Adjustment SET Pin
- · Output Guaranteed Monotonic Over-Temperature
- Thin 8 Ld 3mmx3mm DFN (0.8mm max)
- · Pb-free (RoHS compliant)

## **Applications**

LCD Panels

#### **Pinout**




# Pin Descriptions

PIN	TYPE	PULL U/D	FUNCTION
OUT	Output		Adjustable Sink Current Output Pin. The current sinks into the OUT pin is equal to the DAC setting times the maximum adjustable sink current divided by 128. See SET pin function description for the maximum adjustable sink current setting.
AVDD	Supply		High-Voltage Analog Supply. Bypass to GND with 0.1μF capacitor.
WP	Input	Pull-Down	Write Protect. Active Low. To enable programming, connect to 0.7*VDD supply or greater. The WP pin is designed for static control. It has an internal pull-down 150k resistor. To avoid possibly over-writing the EEPROM contents, no frequency above 1Hz should be applied to this input. Care should be taken to avoid any glitches on the input. When removing or applying mechanical jumpers, always ensure the VDD power is off. A high to low transition on the WP pin results in the register contents being loaded with EEPROM data.
GND	Supply		Ground connection.
VDD	Supply		System power supply input. Bypass to GND with 0.1µF capacitor.
SDA	In/Out		I <sup>2</sup> C Serial Data Input and Output.
SCL	Input		I <sup>2</sup> C Clock Input
SET	Analog		Maximum Sink Current Adjustment Point. Connect a resistor from SET to GND to set the maximum adjustable sink current of the OUT pin. The maximum adjustable sink current is equal to (AVDD/20) divided by RSET.

# **Block Diagram**

#### ISL45041



## **Absolute Maximum Ratings**

V <sub>DD</sub> to GND+4V Input Voltages to GND	,
SET0.3V to +4V	′
AVDD0.3V to +20V	,
Output Voltages to GND	
OUT0.3V to +20V	,
ESD Rating	
HBM for Device	,
HBM for Input Pins (SCL, SDA)	,

#### **Thermal Information**

θ <sub>JA</sub> (°C/W)
170
Level 2
+150°C
C to +150°C
e link below

### **Operating Conditions**

Temperature Range . . . . . . . . . 0°C to +85°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTE:

1. θ<sub>JA</sub> is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

**Electrical Specifications** Test Conditions:  $V_{DD}$  = 3V,  $AV_{DD}$  = 10V, OUT = 5V,  $R_{SET}$  = 24.9k $\Omega$ ; Unless Otherwise Specified. Typicals are at  $T_A$  = +25°C

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
DC CHARACTERISTICS	<u> </u>		I		<u>I</u>		
V <sub>DD</sub> Supply Range - Operating	$V_{DD}$		Full	2.25	-	3.6	V
V <sub>DD</sub> Supply Range - EEPROM Programming	V <sub>DD</sub>		Full	2.25	-	3.6	V
V <sub>DD</sub> Supply Current	I <sub>DD</sub>	(Note 4)	Full	-	-	50	μΑ
AVDD Supply Range	AVDD	V <sub>DD</sub> Range 2.6V to 3.6V	Full	4.5	-	18	V
		V <sub>DD</sub> Range 2.25V to 2.6V	Full	4.5	-	13	V
AVDD Supply Current	IAVDD	(Note 2)	Full	-	-	25	μA
SET Voltage Resolution	SET <sub>VR</sub>		Full	7	7	7	Bits
SET Differential Nonlinearity	SET <sub>DN</sub>	Monotonic Over-Temperature	Full	-	-	±1	LSB
SET Zero-Scale Error	SET <sub>ZSE</sub>		Full	-	-	±2	LSB
SET Full-Scale Error	SET <sub>FSE</sub>		Full	-	-	±8	LSB
SET Current	ISET	Through R <sub>SET</sub> (Note 5)	Full	-	20	-	μA
SET External Resistance	SETER	To GND, AV <sub>DD</sub> = 20V	Full	10	-	200	kΩ
		To GND, AV <sub>DD</sub> = 4.5V	Full	2.25	-	45	kΩ
AVDD to SET Voltage Attenuation	AVDD to SET	(Note 3)	Full	-	1:20	-	V/V
OUT Settling Time	OUT <sub>ST</sub>	to ±0.5 LSB Error Band (Note 3)	Full	-	8	-	μs
OUT Voltage Range	V <sub>OUT</sub>		Full	VSET + 0.5V	-	13	V
SET Voltage Drift	SET <sub>VD</sub>	(Note 3)	25 to 55	-	<10	-	mV
SDA, SCL, WP Input Logic High	VIH		Full	0.7*VDD	-	-	V
SDA, SCL, WP Input Logic Low	VIL		Full	-	-	0.3*VDD	V
SDA, SCL, WP Hysteresis		(Note 3)	Full	-	0.22*VDD	-	V
WP Input Current	IL <sub>WPN</sub>		Full	15	25	35	μA
SDA, SCL Logic High	VOHS	@ 3mA	Full	0.4	-	-	V
SDA, SCL Logic Low	VOLS	@ 3mA	Full	-	-	0.4	V

FN6189.3 August 12, 2010

3

## **Electrical Specifications**

Test Conditions:  $V_{DD}$  = 3V,  $AV_{DD}$  = 10V, OUT = 5V,  $R_{SET}$  = 24.9k $\Omega$ ; Unless Otherwise Specified. Typicals are at  $T_A$  = +25°C (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
I <sup>2</sup> C			- !	I			
SCL Clock Frequency	F <sub>SCL</sub>		Full	0	-	400	kHz
I <sup>2</sup> C Clock High Time	tsch		Full	0.6	-	-	μs
I <sup>2</sup> C Clock Low Time	tscl		Full	1.3	-	-	μs
I <sup>2</sup> C Spike Rejection Filter Pulse Width	t <sub>DSP</sub>		Full	0	-	50	ns
I <sup>2</sup> C Data Set-up Time	t <sub>SDS</sub>		Full	100	-	-	ns
I <sup>2</sup> C Data Hold Time	tsdh		Full	0	-	900	ns
I <sup>2</sup> C SDA, SCL Input Rise Time	t <sub>ICR</sub>	Dependent on Load (Note 6)	Full	-	20 + 0.1*Cb	1000	ns
I <sup>2</sup> C SDA, SCL Input Fall Time	t <sub>ICF</sub>	(Note 6)	Full	-	20 + 0.1*Cb	300	ns
I <sup>2</sup> C Bus Free Time Between Stop and Start	t <sub>BUF</sub>		Full	1.3	-	-	μs
I <sup>2</sup> C Repeated Start Condition Set-up	tsts		Full	0.6	-	-	μs
I <sup>2</sup> C Repeated Start Condition Hold	t <sub>STH</sub>		Full	0.6	-	-	μs
I <sup>2</sup> C Stop Condition Set-up	t <sub>SPS</sub>		Full	0.6	-	-	μs
I <sup>2</sup> C Bus Capacitive Load	Cb		Full	-	-	400	pF
Capacitance on SDA	C <sub>SDA</sub>		Full	-	-	10	pF
Capacitance on SCL	CS	WP = 0	Full	-	-	10	pF
		WP = 1		-	-	22	pF
Write Cycle Time	t <sub>W</sub>		Full	-	-	100	ms

#### NOTES:

- 2. Tested at  $AV_{DD}$  = 20V.
- 3. Simulated and Determined via Design and NOT Directly Tested.
- 4. Simulated Maximum Current Draw when Programming EEPROM is 23mA, should be considered when designing Power Supply.
- 5. A Typical Current of  $20\mu\text{A}$  is Calculated using the AVDD = 10V and RSET =  $24.9\text{k}\Omega$ . Reference "RSET Resistor" on page 5.
- 6. Simulated and Designed According to I<sup>2</sup>C Specifications.
- 7. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

<u>intersil</u>

## Application Information

This device provides the ability to reduce the flicker of an LCD panel by adjustment of the  $V_{COM}$  voltage during production test and alignment. A 128-step resolution is provided under digital control, which adjusts the sink current of the output. The output is connected to an external voltage divider, so that the device will have the capability to reduce the voltage on the output by increasing the output sink current.




FIGURE 1. OUTPUT CONNECTION CIRCUIT EXAMPLE

The adjustment of the output is provided by the 2-wire I<sup>2</sup>C serial interface.

#### **Expected Output Voltage**

The ISL45041 provides an output sink current, which lowers the voltage on the external voltage divider (VCOM output voltage). Equation 1 and Equation 2 can be used to calculate the output current ( $I_{OUT}$ ) and output voltage ( $V_{OUT}$ ) values.

$$I_{OUT} = \frac{Setting}{128} x \frac{AV_{DD}}{20(R_{SET})}$$
 (EQ. 1)

$$V_{OUT} = \left(\frac{R_2}{R_1 + R_2}\right) AV_{DD} \left(1 - \frac{Setting}{128} x \frac{R_1}{20(R_{SET})}\right)$$
 (EQ. 2)

NOTE: Where setting is an integer between 1 and 128.

Table 1 gives the calculated value of  $V_{OUT}$  for the evaluation board using the on-board resistors values of:  $R_{SET}$  = 24.9k,  $R_1$  = 200k,  $R_2$  = 243k, and  $AV_{DD}$  = 10V.

TABLE 1.

SETTING VALUE	V <sub>OUT</sub>
1	5.468
10	5.313
20	5.141
30	4.969
40	4.797
50	4.625

TABLE 1. (Continued)

SETTING VALUE	V <sub>OUT</sub>
60	4.453
70	4.281
80	4.109
90	3.936
100	3.764
110	3.592
128	3.282

## R<sub>SET</sub> Resistor

The external  $R_{SET}$  resistor sets the full-scale sink current that determines the lowest voltage of the external voltage divider  $R_1$  and  $R_2$  (Figure 1). The voltage difference between the OUT pin and SET pin (Figure 2) has to be greater than 1.75V. This will keep the output MOS transistor in the saturation region. Expected current settings and 7-Bit accuracy occurs when the output MOS transistor is operating in the saturation region. Figure 2 shows the internal connection for the output MOS transistor. The value of the AV $_{DD}$  supply sets the voltage at the source of the output transistor. This voltage is equal to (Setting/128) x (AV $_{DD}$ /20). The  $I_{SET}$  current is therefore equal to (Setting/128) x (AV $_{DD}$ /20 x  $R_{SET}$ ). The value of the Drain voltage is found using Equation 2. The values of  $R_1$  and  $R_2$  (Equation 2) should be determined (setting equal to 128) so the minimum value of  $V_{OUT}$  is greater than 1.75V + AV $_{DD}$ /20.




FIGURE 2. OUTPUT CONNECTION CIRCUIT EXAMPLE

# Ramp-Up of the VDD Power Supply

It is required that the ramp-up from 10% VDD to 90% VDD level be achieved in less than or equal to 10ms to assure that the EEPROM and Power-on-reset circuits are synchronized and the correct value is read from the EEPROM Memory.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

# *I*<sup>2</sup>C Timing Diagram

Figure 3 shows the I<sup>2</sup>C timing diagram and expected scope photos of SCL and SDA when writing all zeros or all ones.







FIGURE 3. ISL45041 I<sup>2</sup>C TIMING DIAGRAM


# **Package Outline Drawing**

#### L8.3x3A 8 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 4, 2/10









#### NOTES:

- Dimensions are in millimeters.
  Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- <u>4</u> Dimension applies to the metallized terminal and is measured between 0.15mm and 0.20mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Compliant to JEDEC MO-229 WEEC-2 except for the foot length.

August 12, 2010

intersil FN6189.3