




- ▼ Simple Drive Requirement
- ▼ Lower Gate Charge
- ▼ Fast Switching Performance
- ▼ RoHS Compliant & Halogen-Free




N-CH	BV_{DSS}	30V
	$R_{DS(ON)}$	26mΩ
	I_D	7A
P-CH	BV_{DSS}	-30V
	$R_{DS(ON)}$	52mΩ
	I_D	-5A

Description

AP4503A series are from Advanced Power innovative design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The SO-8 package is widely preferred for all commercial-industrial surface mount applications using infrared reflow technique and suited for voltage conversion or switch applications.



Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating		Units
		N-channel	P-channel	
V_{DS}	Drain-Source Voltage	30	-30	V
V_{GS}	Gate-Source Voltage	± 20	± 20	V
$I_D @ T_A=25^\circ\text{C}$	Drain Current , $V_{GS} @ 10\text{V}^3$	7.0	-5.0	A
$I_D @ T_A=70^\circ\text{C}$	Drain Current , $V_{GS} @ 10\text{V}^3$	5.5	-4.0	A
I_{DM}	Pulsed Drain Current ¹	20	-20	A
$P_D @ T_A=25^\circ\text{C}$	Total Power Dissipation	2		W
T_{STG}	Storage Temperature Range	-55 to 150		°C
T_J	Operating Junction Temperature Range	-55 to 150		°C

Thermal Data

Symbol	Parameter	Value	Unit
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	62.5	°C/W


N-CH Electrical Characteristics@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	30	-	-	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =7A	-	18	26	mΩ
		V _{GS} =4.5V, I _D =4A	-	24	38	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1	1.4	3	V
g _{fs}	Forward Transconductance	V _{DS} =10V, I _D =8A	-	15	-	S
I _{DSS}	Drain-Source Leakage Current	V _{DS} =24V, V _{GS} =0V	-	-	10	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±20V, V _{DS} =0V	-	-	±30	uA
Q _g	Total Gate Charge	I _D =7A	-	7	11.2	nC
Q _{gs}	Gate-Source Charge	V _{DS} =15V	-	2	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge	V _{GS} =4.5V	-	3	-	nC
t _{d(on)}	Turn-on Delay Time	V _{DS} =15V	-	7	-	ns
t _r	Rise Time	I _D =1A	-	5	-	ns
t _{d(off)}	Turn-off Delay Time	R _G =3.3Ω	-	18	-	ns
t _f	Fall Time	V _{GS} =10V	-	3	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	800	1280	pF
C _{oss}	Output Capacitance	V _{DS} =15V	-	100	-	pF
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	80	-	pF
R _g	Gate Resistance	f=1.0MHz	-	1.3	2.6	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =1.7A, V _{GS} =0V	-	-	1.2	V
t _{rr}	Reverse Recovery Time	I _S =7A, V _{GS} =0V, dI/dt=100A/μs	-	15	-	ns
			-	8	-	nC

**P-CH Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-30	-	-	V
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-4\text{A}$	-	42	52	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-3\text{A}$	-	54	80	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-1	-1.5	-3	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=-10\text{V}, I_{\text{D}}=-4\text{A}$	-	9	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=-24\text{V}, V_{\text{GS}}=0\text{V}$	-	-	-10	uA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 30	uA
Q_g	Total Gate Charge	$I_{\text{D}}=-4\text{A}$	-	7	11.2	nC
Q_{gs}	Gate-Source Charge	$V_{\text{DS}}=-15\text{V}$	-	2.2	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=-4.5\text{V}$	-	2.7	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DS}}=-15\text{V}$	-	8	-	ns
t_r	Rise Time	$I_{\text{D}}=-1\text{A}$	-	4.5	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time	$R_G=3.3\Omega$	-	22	-	ns
t_f	Fall Time	$V_{\text{GS}}=-10\text{V}$	-	5	-	ns
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	830	1330	pF
C_{oss}	Output Capacitance	$V_{\text{DS}}=-15\text{V}$	-	100	-	pF
C_{rss}	Reverse Transfer Capacitance	$f=1.0\text{MHz}$	-	75	-	pF
R_g	Gate Resistance	$f=1.0\text{MHz}$	-	6	12	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_S=-1.7\text{A}, V_{\text{GS}}=0\text{V}$	-	-	-1.2	V
t_{rr}	Reverse Recovery Time	$I_S=-4\text{A}, V_{\text{GS}}=0\text{V},$ $dI/dt=100\text{A}/\mu\text{s}$	-	18	-	ns
			-	13	-	nC

Notes:

1. Pulse width limited by Max. junction temperature.
2. Pulse test
3. Surface mounted on 1 in² copper pad of FR4 board, $t \leq 10\text{sec}$; $135^\circ\text{C}/\text{W}$ when mounted on Min. copper pad.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.



N-Channel




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature



N-Channel




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Drain Current v.s. Ambient Temperature



AP4503AGEM-HF

P-Channel




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature



P-Channel




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Drain Current v.s. Ambient Temperature



AP4503AGEM-HF

MARKING INFORMATION

