MOTOROLA SEMICONDUCTOR TECHNICAL DATA

DRAM Single-In-Line Memory Module (SIMM)

4 Megabyte

- JEDEC-Standard 30-Lead Single-In-Line Memory Module (SIMM)
- Single 5 V Power Supply, TTL-Compatible Inputs and Outputs
- Fast Page Mode (FPM)
- RAS-Only Refresh, CAS Before RAS Refresh, Hidden Refresh
- 4MB: 2048 Cycle Refresh: 32 ms (Max)

PART NUMBERS (See Last Page for Definitions)

Organization	60	70
4MB	MCM94C430S60 MCM94CT430S60	MCM94C430S70 MCM94CT430S70

KEY TIMING PARAMETERS


Speed	t _{RC} (ns)	tRAC (ns)	t _{CAC} (ns)	t _{AA} (ns)	tp _C (ns)
60	110	60	15	30	40
70	130	70	20	35	45

DataSheet4U.com

ADDITIONAL PARAMETERS

	I	Active Power Dissipation	Standby Power Dissipation (mW) (Max)		
Configuration	Speed	(mW) (Max)	ΠL	смоѕ	
4MB	60	1623	33	17	
	70	1403	1		

4M x 9 5 V, FPM, Unbuffered



12/19/96



PIN ASSIGNMENTS

Pin	Name	Pin	Name
1	Vcc	16	DQ4
2	CAS	17	A8
3	DQ0	18	A9
4	A0	19	A10
5	A1	20	DQ5
6	DQ1	21	W
7	A2	22	V _{SS}
8	A3	23	DQ6
9	V _{SS}	24	NC
10	DQ2	25	DQ7
11	A4	26	Q8
12	A 5	27	RAS
13	DQ3	28	CAS8
14	A6	29	D8
15	A7	30	v _{cc}

PIN NAMES					
A0 – A10	Address Inputs				
DQ0 - DQ7	Data Input/Output				
	. Column Address Strobe				
	Row Address Strobe				
	Read/Write Input				
	Power (+ 5 V)				
Vss	Ground				
NC	No Connection				

FUNCTIONAL BLOCK DIAGRAM

A0 – A10 A0 - A10 - $\overline{\mathbf{W}}$ W com DQ DataSl eet4U ■ DQ0 – DQ3 CAS CAS -RAS RAS -VCC VSS A0 - A10 W ■ DQ4 – DQ7 DQ CAS RAS VCC VSS A0 - A10 $\overline{\mathbf{w}}$ D **-** D8 **Q**8 CAS8-CAS RAS V_{CC} V_{SS} VCC -VSS -

et4U.com

DataShee

www.DataSheet4U.com DataSheet4U.com

DataSheet4U.com

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7	V
Voltage Relative to VSS (For Any Pin Except VCC)	V _{in} , V _{out}	- 0.5 to + 7	V
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	2.4	w
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high—impedance circuit.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5 \text{ V} \pm 10\% \text{ V}$, $T_A = 0$ to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All Voltages Referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5	5.5	v
	V _{SS}	0	0	0	1
Logic High Voltage, All Inputs	VIH	2.4	_	V _{CC} + 0.5	V
Logic Low Voltage, All Inputs	VIL	- 0.5*	_	0.8	V
Input Leakage Current ($V_{SS} \le V_{in} \le V_{CC}$)	likg(l)	- 25		25	μA
Output Leakage Current (CAS at Logic 1, V _{SS} ≤ V _{out} ≤ V _{CC})	l _{lkg(O)}	10	_	10	μА
Output High Voltage (IOH = - 5 mA)	VOH	2.4		 _	V
Output Low Voltage (I _{OL} = 4.2 mA) DataShe	et4U.com OL	_		0.4	Data

^{* – 2.0} V at pulse widths \leq 20 ns.

DC CHARACTERISTICS AND SUPPLY CURRENTS (All Voltages Referenced to VSS)

(
			4MB				
Characteristic		Symbol	Min	Max	Unit	Notes	
V _{CC} Power Supply Current (t _{RC} = t _{RC} Mi	n) 60 70	ICC1		295 255	mA	1, 2	
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH}$)		lCC2	_	6	mA		
V_{CC} Power Supply Current $t_{RC} = t_{RC}$ Min During RAS Only Refresh Cycles	1) 60 70	lcc3	_	295 255	mA	1, 2	
V _{CC} Power Supply Current (tpc = tpc Mi During FPM Cycle	n) 60 70	ICC4		195 165	mA	1, 2	
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V)		I _{CC5}	_	3	mA	†	
V_{CC} Power Supply Current $t_{RC} = t_{RC}$ Mi During \overline{CAS} Before \overline{RAS} Refresh Cycle	n) 60 70	ICC6	_	295 255	mA	1	

NOTES:

- 1. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 2. Column address can be changed once or less while $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Input Capacitance	Symbol	Max	Unit
Addresses	C _{in}	25	pF
WE	C _{in}	31	pF
RAS	C _{in}	31	pF
CAS	C _{in}	24	pF
DQ, D, Q	C _{out}	17	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I Δt/ΔV.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Sym	nbol	6	0	7	0			
Parameter	Std	Alt	Min	Max	Min	Max	Unit N	Notes	
Random Read or Write Cycle Time	†RELREL	^t RC	110	_	130		ns	5	
Fast Page Mode Cycle Time	tCELCEL.	^t PC	40	-	45	_	ns		
Access Time from RAS	^t RELQV	^t RAC	_	60	_	70	ns	6, 7	
Access Time from CAS	tCELQV	tCAC	_	15	_	20	ns	6, 8	
Access Time from Column Address	†AVQV	^t AA	_	30	_	35	ns	6, 9	
Access Time from Precharge CAS	tCEHQV	[†] CPA	_	35		40	ns	6	
CAS to Output in Low-Z	tCELQX	^t CLZ	0	_	0		ns	6	
Output Buffer and Turn-Off Delay	^t CEHQZ	^t OFF	0	15	0	20	ns	10	
Transition Time (Rise and Fall)	tŢ	ŧŢ	3	50	3	50	ns	<u></u>	
RAS Precharge Time	†REHREL	tRP	40	_	50		ns		
RAS Pulse Width	^t RELREH	ata fAs et41	J.CO 60	10 k	70	10 k	ns		at
RAS Pulse Width (Fast Page Mode)	tRELREH	tRASP	60	100 k	70	200 k	ns		
RAS Hold Time	tCELREH	^t RSH	15	_	20	_	ns		
CAS Hold Time	tRELCEH	tCSH	60	_	70		ns		
RAS Hold Time from CAS Precharge (Fast Page Mode)	tCEHREH	[†] RHCP	35	_	40	_	ns		
CAS Pulse Width	†CELCEH	^t CAS	15	10 k	20	10 k	ns		
RAS to CAS Delay Time	†RELCEL	tRCD	20	45	20	50	ns	11	
RAS to Column Address Delay Time	†RELAV	^t RAD	15	30	15	35	ns	12	
CAS to RAS Precharge Time	†CEHREL	tCRP	5	_	5	_	ns		
CAS Precharge Time	†CEHCEL	^t CP	10	<u> </u>	10	_	ns		1

NOTES:

(continued)

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL ($-200\,\mu\text{A}$, $+4\,\text{mA}$) loads and 100 pF with the data output trip points set at $V_{OH} = 2.0\,\text{V}$ and $V_{OL} = 0.8\,\text{V}$.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} DataSheet4 is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

 www.DataSheet4U.com

DataSheet4U.com

READ AND WRITE CYCLES (continued)

	Symbol		60		70			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Row Address Setup Time	tAVREL	t _{ASR}	0		0		ns	
Row Address Hold Time	†RELAX	t _{RAH}	10		10		ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0	<u> </u>	ns	 -
Column Address Hold Time	†CELAX	t _{CAH}	10		15		ns	 -
Column Address to RAS Lead Time	t _{AVREH}	tRAL	30	_	35		ns	<u> </u>
Read Command Setup Time	†WHCEL	tRCS	0	_	0	<u> </u>	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0		ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	tRRH	0	_	0		ns	13
Write Command Hold Time Referenced to CAS	[†] CELWH	†WCH	10	_	15	_	ns	
Write Command Pulse Width	tWLWH	twp	10		15		ns	
Write Command to RAS Lead Time	tWLREH	tRWL	15		20	_	ns	
Write Command to CAS Lead Time	†WLCEH	tCWL	15		20		ns	
Data In Setup Time	†DVCEL	tDS	0		0		ns	14
Data In Hold Time	†CELDX	^t DH	10		15		ns	14
Refresh Period	tRVRV	tRFSH	_	32		32	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	tCSR	5	-	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	t _{RELCEH}	Dot CHR of A	10		15		ns	
RAS Precharge to CAS Active Time	†REHCEL	tRPC	<u> 5</u>		5		ns	E
CAS Precharge Time for CAS Before RAS Counter Time	†CEHCEL	†CPT	20		30	_	ns	


NOTES:

et4U

- 13. Either tRRH or tRCH must be satisfied for a read cycle.
- 14. These parameters are referenced to CAS leading edge in random write cycles.
- 15. tWCS is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisifed, the condition of the data out (at access time) is indeterminate.

TIMING DIAGRAMS


READ CYCLE




WRITE CYCLE .com et4U.com DataShee TRAS t_{CSH} -tRSH **t**RCD †CAS - tasc-– tcah -TRAH ADDRESSES VIH - VIL -COLUMN ROW tcwLtwcs-- tWCH- $\overline{w}_{V_{IL}}^{V_{IH}} - \overline{\sum}$ tRWL -tds-VALID DATA IN - HIGH-Z -

DataSheet4U.com

FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE




4M x 9 • 5 V • FPM • U

RAS-ONLY REFRESH CYCLE



NOTE: $\overline{W} = H$ or L. DQ = Open.

CAS BEFORE RAS REFRESH CYCLE



et4U.com


DataShe

NOTE: Addresses = H or L.


W must be as shown to avoid switching into component test mode.

DataSheet4U.com

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




DataSheet4U.com www.DataSheet4U.com

4M x 9 • 5 V • FPM • U

CAS BEFORE RAS REFRESH COUNTER TEST READ CYCLE



CAS BEFORE RAS REFRESH COUNTER TEST WRITE CYCLE



DEVICE INITIALIZATION

On power–up, an initial pause of 200 μs is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 ms), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate address fields. A total of 22 address bits, 11 rows and 11 columns, will decode one of the word locations. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = \overline{VIL} , \overline{IRCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This "gate" feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are three other variations in addressing the module family per device: RAS—only refresh cycle, CAS before RAS refresh cycle, and page mode. All are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, fast page mode read cycle, read—write cycle, and fast page mode read—write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} or active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window.

Both $\overline{\text{CAS}}$ and output enable $(\overline{\text{G}})$ control read access time: $\overline{\text{CAS}}$ must be active before or at tRCD maximum and $\overline{\text{G}}$ must be active tRAC-tGA (both minimum) after $\overline{\text{RAS}}$ active transition to guarantee valid data out (Q) at tRAC. If the tRCD maximum is exceeded and/or $\overline{\text{G}}$ active transition does not occur in time, read access time is determined by either the $\overline{\text{CAS}}$ or $\overline{\text{G}}$ clock active transition (tCAC or tGA).

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, fast page mode early write, and fast page mode read—write. Early and late write modes are

discussed here, while fast page mode write operation is covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP}, apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twcs before \overline{CAS} active transition. Column address setup and hold times (tASC, tCAH) and data in (D) setup and hold times (tDS, tDH) are referenced to in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for tRWL and tCWL, respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers disabled.

A late—write cycle (referred to as Ḡ—controlled write) occurs when W̄ active transition is made after CAS active transition. W̄ active transition could be delayed for almost 10 μs after CAS active transition, (tRCD + tCWD + tRWL + 2tT) ≤ tRAS, if other timing minimums (tRCD, tRWL, and tT) are maintained. D timing parameters are referenced to W̄ active transition in a late write cycle. Output buffers are enabled by CAS active transition. Outputs are switched off by Ḡ inactive transition, which is required to write to the device. Q may be indeterminate (see note 15 in the AC Operating Conditions table). RAS and CAS must remain active for tRWL and tCWL, respectively, after W̄ active transition to complete the write cycle. Ḡ must remain inactive for tGH after W̄ active transition DataSheet to complete the write cycle.

READ-WRITE CYCLE

A read–write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} and/or t_{AWD} minimum, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all column locations on a selected row. Read access time in page mode (t_{CAC}) is typically half the regular \overline{RAS} clock access time, t_{RAC} . Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and V_{IL} . The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read—write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum t_{CP}, while RAS remains low (V_{IL}). The second CAS active transition while RAS is low initiates the first page mode cycle (t_{PC} or t_{PRWC}). Either a read, write, or read—write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP}. Page mode operation

is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits require refresh every tresh.

This is accomplished by cycling through the row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 µs. Burst refresh, a refresh of all rows consecutively, must be performed every tRFSH.

A normal read, write, or read—write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS—only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (VIH) throughout the cycle. An external counter should be employed to ensure that all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be reached. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active at the end of a read or write cycle while RAS cycles inactive for tpp and back to active starts the hidden refresh. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test. This test is performed with a read—write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after completing one cycle for every column, as indicated by the check data written in each row. See $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write 0s into all memory cells with normal write mode.
- Select a column address, read 0 out and write 1 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation for every column.
- 3. Read the 1s that were written in step two in normal read mode.
- 4. Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the CAS before RAS refresh counter test, read-write cycle.
 Bepeat this operation for every column.
- 5. Read 0s which were written in step four in normal read DataSher mode.
- 6. Repeat steps one through five using complement data.






Figure 1. Hidden Refresh Cycle

PACKAGE DIMENSIONS

4M x 8 (4MB) 30-LEAD SIMM **CASE 839A-01**





NOTES:

- IOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.

 3. TABS TO BE ELECTHICALLY CONNECTED BOTH SIDES OF CARD.

 4. DIMENSION E INCLUDES PLATING AND/OR METALIZATION.

 5. CONTACT ZONE MUST BE FREE OF HOLES.

	INCHES		MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	3.495	3.505	88.78	89.02		
В	0.545	0.555	13.85	14.09		
С		0.208		5.28		
D	0.065	0.075	1.66	1.90		
E	0.047	0.053	1.20	1.34		
F	0.045	0.055	1.15	1.39		
G	0.100	BSC	2.54 BSC			
Ŧ	-	0.010		0.25		
L	0.080		2.04	-		
M	0.075	0.085	1.91	2.15		
N	0.128	0.138	3.26	3.50		
۵	0.045		1.15			
ø	0.123	0.127	3.13	3.22		
R	0.245	0.255	6.23	6.47		
. \$_	0.005	0.015	0.13	0.38		
U	3.229	3.239	82.02	82.27		
٧	0,395	0.405	10.04	10.28		
W	0.100	l .—.	2.54	_		

et4U.com

DataSheet4U.com


www.DataSheet4U.com

DataShee

DataSheet4U.com

4M x 9 • 5 V • FPM • U

ORDERING INFORMATION (Order by Full Part Number)



MCM94C430S70 MCM94CT430S70

et4U.com

DataSheet4U.com

DataSheet4U.com www.DataSheet4U.com