## Hot Swappable, Dual I²C Isolators

## Data Sheet

## FEATURES

## Bidirectional $I^{2} \mathrm{C}$ communication

Open-drain interfaces
Suitable for hot swap applications
30 mA current sink capability
1000 kHz operation
3.0 V to 5.5 V supply/logic levels

8-lead, RoHS-compliant SOIC package
High temperature operation: $\mathbf{1 2 5}^{\circ} \mathrm{C}$
Qualified for automotive applications
Safety and regulatory approvals
UL recognition
2500 V rms for 1 minute per UL 1577
CSA Component Acceptance Notice \#5A
VDE certificate of conformity
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
$V_{\text {IORM }}=560 \mathrm{~V}$ peak

## APPLICATIONS

Isolated $I^{2} C$, SMBus, or PMBus interfaces
Multilevel $I^{2} C$ interfaces
Power supplies

## Networking

Power-over-Ethernet
Hybrid electric vehicle battery management

## GENERAL DESCRIPTION

The ADuM1250/ADuM1251 ${ }^{1}$ are hot swappable digital isolators with nonlatching, bidirectional communication channels that are compatible with $\mathrm{I}^{2} \mathrm{C}$ interfaces. This eliminates the need for splitting I ${ }^{2} \mathrm{C}$ signals into separate transmit and receive signals for use with standalone optocouplers.
The ADuM1250 provides two bidirectional channels, supporting a complete isolated $\mathrm{I}^{2} \mathrm{C}$ interface. The ADuM1251 provides one bidirectional channel and one unidirectional channel for applications where a bidirectional clock is not required.

## FUNCTIONAL BLOCK DIAGRAMS



Figure 1. ADuM1250


Figure 2. ADuM1251

Both the ADuM1250 and the ADuM1251 contain hot swap circuitry to prevent glitching data when an unpowered card is inserted onto an active bus.

These isolators are based on the $i$ Coupler ${ }^{\oplus}$ chip scale transformer technology from Analog Devices, Inc. iCoupler is a magnetic isolation technology with functional, performance, size, and power consumption advantages as compared to optocouplers. With the ADuM1250/ADuM1251, iCoupler channels can be integrated with semiconductor circuitry, which enables a complete isolated $\mathrm{I}^{2} \mathrm{C}$ interface to be implemented in a small form factor.

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagrams ..... 1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics ..... 3
Package Characteristics ..... 5
Regulatory Information ..... 5
Insulation and Safety-Related Specifications ..... 5
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics ..... 6
Recommended Operating Conditions ..... 6
REVISION HISTORY
9/12-Rev. E to Rev. F
Created Hyperlink for Safety and Regulatory Approvals Entry in Features Section ..... 1
Changes to Ordering Guide ..... 12
12/11-Rev. D to Rev. E
Change to Ordering Guide ..... 12
Changes to Automotive Products Section ..... 12
7/11—Rev. C to Rev. D
Change to Typical Application Diagram Section ..... 11
5/10—Rev. B to Rev. C
Changes to Features Section and Applications Section .....  1
Changed $\mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V}$ or 5 V , and $\mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$ or 5 V .....  3
Changed $\mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V}$ or 5 V ,and $\mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$ or 5 V 4
Changes to Typical Application Diagram Section and Figure 9 ..... 11
Changes to Ordering Guide ..... 12
Added Automotive Products Section ..... 12
Absolute Maximum Ratings .....  7
ESD Caution .....  7
Pin Configuration and Function Descriptions .....  8
Test Conditions .....  9
Applications Information ..... 10
Functional Description ..... 10
Startup. ..... 10
Typical Application Diagram. ..... 10
Magnetic Field Immunity ..... 11
Outline Dimensions ..... 12
Ordering Guide ..... 12
Automotive Products ..... 12
12/09-Rev. A to Rev. B
Changes to Features Section .....  1
Changes to Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) Parameter, Table 7...... 6Changes to Ambient Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) Parameter,Table 8 7
Changes to Ordering Guide ..... 12
6/07—Rev. 0 to Rev. A
Updated VDE Certification Throughout .....  1
Changes to Features and Note 1 .....  1
Changes to Table 4 and Table 5 .....  5
Changes to Table 6 ..... 6
Updated Outline Dimensions ..... 12
Changes to Ordering Guide ..... 12
10/06-Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS

## DC Specifications ${ }^{1}$

All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V}$ or 5 V , and $\mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$ or 5 V , unless otherwise noted.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM1250 |  |  |  |  |  |  |
| Input Supply Current, Side 1, 5 V | $\mathrm{I}_{\mathrm{DD} 1}$ |  | 2.8 | 5.0 | mA | $\mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}$ |
| Input Supply Current, Side 2, 5 V | $\mathrm{I}_{\mathrm{DD} 2}$ |  | 2.7 | 5.0 | mA | $\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$ |
| Input Supply Current, Side 1,3.3 V | $\mathrm{I}_{\mathrm{DD} 1}$ |  | 1.9 | 3.0 | mA | $\mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V}$ |
| Input Supply Current, Side 2, 3.3 V | $\mathrm{I}_{\mathrm{DD} 2}$ |  | 1.7 | 3.0 | mA | $\mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$ |
| ADuM1251 |  |  |  |  |  |  |
| Input Supply Current, Side 1, 5 V | $\mathrm{I}_{\mathrm{DD} 1}$ |  | 2.8 | 6.0 | mA | $\mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}$ |
| Input Supply Current, Side 2, 5 V | $\mathrm{I}_{\mathrm{DD} 2}$ |  | 2.5 | 4.7 | mA | $\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$ |
| Input Supply Current, Side 1,3.3 V | $\mathrm{I}_{\mathrm{DD} 1}$ |  | 1.8 | 3.0 | mA | $\mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V}$ |
| Input Supply Current, Side 2, 3.3 V | $\mathrm{I}_{\mathrm{DD} 2}$ |  | 1.6 | 2.8 | mA | $\mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$ |
| LEAKAGE CURRENTS | $\mathrm{I}_{\text {SDA } 1}, I_{\text {SDA } 2}$ $\mathrm{I}_{\mathrm{SCL} 1}, I_{\mathrm{SCL} 2}$ |  | 0.01 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SDA} 1}=\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{SDA} 2}=\mathrm{V}_{\mathrm{DD} 2} \\ & \mathrm{~V}_{\mathrm{SCL} 1}=\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{SCL} 2}=\mathrm{V}_{\mathrm{DD} 2} \end{aligned}$ |
| SIDE 1 LOGIC LEVELS |  |  |  |  |  |  |
| Logic Input Threshold ${ }^{2}$ | $\mathrm{V}_{\text {SDAIT }}, \mathrm{V}_{\text {SCLIT }}$ | 500 |  | 700 | mV |  |
| Logic Low Output Voltages | $\mathrm{V}_{\text {SDA } 10,} \mathrm{~V}_{\text {SCL1OL }}$ | 600 |  | 900 | mV | $\mathrm{I}_{\text {SDA } 1}=\mathrm{I}_{\text {SCL1 }}=3.0 \mathrm{~mA}$ |
|  |  | 600 |  | 850 | mV | $\mathrm{I}_{\text {SDA } 1}=\mathrm{I}_{\text {SCL } 1}=0.5 \mathrm{~mA}$ |
| Input/Output Logic Low Level Difference ${ }^{3}$ | $\Delta \mathrm{V}_{\text {SDA }}, \Delta \mathrm{V}_{\text {SCL1 }}$ | 50 |  |  | mV |  |
| SIDE 2 LOGIC LEVELS |  | $0.7 \mathrm{~V}_{\text {DD } 2}$ |  |  |  |  |
| Logic Low Input Voltage | $\mathrm{V}_{\text {SDA2IL }}, \mathrm{V}_{\text {SCL2IL }}$ |  |  | $0.3 \mathrm{~V}_{\text {DD2 }}$ | V |  |
| Logic High Input Voltage | $\mathrm{V}_{\text {SDA } 21 \mathrm{H}}, \mathrm{~V}_{\mathrm{SCLLIIH}}$ |  |  | $V$ |  |
| Logic Low Output Voltage | $\mathrm{V}_{\text {SDA } 2 \mathrm{OL}}, \mathrm{V}_{\text {SCLI2OL }}$ |  |  | 400 | mV | $\mathrm{I}_{\text {SDA } 2}=\mathrm{I}_{\text {SCL2 } 2}=30 \mathrm{~mA}$ |

${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2} \mathrm{~V}_{\mathrm{IL}}<0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}>0.7 \mathrm{~V}$.
${ }^{3} \Delta V_{S 1}=V_{S 10 L}-V_{S T T}$. This is the minimum difference between the output logic low level and the input logic threshold within a given component. This ensures that there is no possibility of the part latching up the bus to which it is connected.

## ADuM1250/ADuM1251

## AC Specifications ${ }^{1}$

All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V}$ or 5 V , and $\mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$ or 5 V , unless otherwise noted. Refer to Figure 5.

Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAXIMUM FREQUENCY |  | 1000 |  |  | kHz |  |
| OUTPUT FALL TIME |  |  |  |  |  |  |
| 5 V Operation |  |  |  |  |  | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L} 1}=40 \mathrm{pF}, \\ & \mathrm{R} 1=1.6 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L} 2}=400 \mathrm{pF}, \mathrm{R} 2=180 \Omega \end{aligned}$ |
| Side 1 Output ( $0.9 \mathrm{~V}_{\mathrm{DD} 1}$ to 0.9 V ) | $\mathrm{t}_{\mathrm{f} 1}$ | 13 | 26 | 120 | ns |  |
| Side 2 Output ( $0.9 \mathrm{~V}_{\mathrm{DD} 2}$ to $0.1 \mathrm{~V}_{\mathrm{DD} 2}$ ) | $\mathrm{t}_{\text {f }}$ | 32 | 52 | 120 | ns |  |
| 3 V Operation |  |  |  |  |  | $\begin{aligned} & 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}, \mathrm{C}_{\mathrm{L} 1}=40 \mathrm{pF}, \\ & \mathrm{R} 1=1.0 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L} 2}=400 \mathrm{pF}, \mathrm{R} 2=120 \Omega \end{aligned}$ |
| Side 1 Output ( $0.9 \mathrm{~V}_{\mathrm{DD} 1}$ to 0.9 V ) | $\mathrm{t}_{\mathrm{f} 1}$ | 13 | 32 | 120 | ns |  |
| Side 2 Output ( $0.9 \mathrm{~V}_{\mathrm{DD} 2}$ to $0.1 \mathrm{~V}_{\mathrm{DD} 2}$ ) | $\mathrm{t}_{\text {f2 }}$ | 32 | 61 | 120 | ns |  |
| PROPAGATION DELAY |  |  |  |  |  |  |
| 5 V Operation |  |  |  |  |  | $\begin{aligned} & 4.5 \leq \mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=0 \mathrm{pF}, \\ & \mathrm{R} 1=1.6 \mathrm{k} \Omega, \mathrm{R} 2=180 \Omega \end{aligned}$ |
| Side 1-to-Side 2, Rising Edge ${ }^{2}$ | $\mathrm{t}_{\text {PLH } 12}$ |  | 95 | 130 | ns |  |
| Side 1-to-Side 2, Falling Edge ${ }^{3}$ | $\mathrm{t}_{\text {PHL12 }}$ |  | 162 | 275 | ns |  |
| Side 2-to-Side 1, Rising Edge ${ }^{4}$ | $\mathrm{t}_{\text {PLH21 }}$ |  | 31 | 70 | ns |  |
| Side 2-to-Side 1, Falling Edge ${ }^{5}$ | $\mathrm{t}_{\text {PHL21 }}$ |  | 85 | 155 | ns |  |
| 3 V Operation |  |  |  |  |  | $\begin{aligned} & 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=0 \mathrm{pF} \\ & \mathrm{R} 1=1.0 \mathrm{k} \Omega, \mathrm{R} 2=120 \Omega \end{aligned}$ |
| Side 1-to-Side 2, Rising Edge ${ }^{2}$ | $\mathrm{t}_{\text {PLH12 }}$ |  | 82 | 125 | ns |  |
| Side 1-to-Side 2, Falling Edge ${ }^{3}$ | $\mathrm{t}_{\text {PHL12 }}$ |  | 196 | 340 | ns |  |
| Side 2-to-Side 1, Rising Edge ${ }^{4}$ | $\mathrm{t}_{\text {PLH21 }}$ |  | 32 | 75 | ns |  |
| Side 2-to-Side 1, Falling Edge ${ }^{5}$ | $\mathrm{t}_{\text {PHL21 }}$ |  | 110 | 210 | ns |  |
| PULSE WIDTH DISTORTION |  |  |  |  |  |  |
| 5 V Operation |  |  |  |  |  | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=0 \mathrm{pF} \\ & \mathrm{R} 1=1.6 \mathrm{k} \Omega, \mathrm{R} 2=180 \Omega \end{aligned}$ |
| Side 1-to-Side 2, $\left\|\mathrm{t}_{\text {PLH12 }}-\mathrm{t}_{\text {PHL12 }}\right\|$ | $\mathrm{PWD}_{12}$ |  | 67 | 145 | ns |  |
| Side 2-to-Side 1, $\left\|\mathrm{t}_{\text {PLH21 }}-\mathrm{t}_{\text {PHL21 }}\right\|$ | $\mathrm{PWD}_{21}$ |  | 54 | 85 | ns |  |
| 3 V Operation |  |  |  |  |  | $\begin{aligned} & 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=0 \mathrm{pF} \\ & \mathrm{R} 1=1.0 \mathrm{k} \Omega, \mathrm{R} 2=120 \Omega \end{aligned}$ |
| Side 1-to-Side 2, $\left\|\mathrm{t}_{\text {PLH12 }}-\mathrm{t}_{\text {PHL12 }}\right\|$ | $\mathrm{PWD}_{12}$ |  | 114 | 215 | ns |  |
| Side 2-to-Side 1, $\left\|\mathrm{t}_{\text {PLH21 }}-\mathrm{t}_{\text {PHL2 }}\right\|$ | $\mathrm{PWD}_{21}$ |  | 77 | 135 | ns |  |
| COMMON-MODE TRANSIENT IMMUNITY ${ }^{6}$ | $\left\|\mathrm{CM}_{\mathrm{H}}\right\|,\left\|\mathrm{CM}_{\mathrm{L}}\right\|$ | 25 | 35 |  | kV/ $\mu \mathrm{s}$ |  |

${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2} \mathrm{t}_{\mathrm{PLH} 12}$ propagation delay is measured from the Side 1 input logic threshold to an output value of $0.7 \mathrm{~V}_{\mathrm{DD} 2}$.
${ }^{3}{ }^{4} \mathrm{t}_{\text {PHL12 }}$ propagation delay is measured from the Side 1 input logic threshold to an output value of 0.4 V .
${ }^{4} \mathrm{t}_{\text {PLH21 }}$ propagation delay is measured from the Side 2 input logic threshold to an output value of $0.7 \mathrm{~V}_{\mathrm{DD} 1}$.
${ }^{5} \mathrm{t}_{\mathrm{PHL21}}$ propagation delay is measured from the Side 2 input logic threshold to an output value of 0.9 V .
${ }^{6} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

## PACKAGE CHARACTERISTICS

Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Resistance (Input to Output) ${ }^{1}$ | $\mathrm{R}_{1-\mathrm{O}}$ |  | $10^{12}$ | $\Omega$ |  |  |
| Capacitance (Input to Output) ${ }^{1}$ | $\mathrm{C}_{1-\mathrm{O}}$ |  | 1.0 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance | $\mathrm{C}_{1}$ |  | 4.0 |  | pF |  |
| IC Junction-to-Case Thermal Resistance, Side 1 | $\theta_{\mathrm{JCl}}$ |  | 46 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at center of package underside |
| IC Junction-to-Case Thermal Resistance, Side 2 | $\theta_{\mathrm{JCO}}$ |  | 41 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

${ }^{1}$ The device is considered a 2-terminal device; Pin 1 through Pin 4 are shorted together, and Pin 5 through Pin 8 are shorted together.

## REGULATORY INFORMATION

The ADuM1250/ADuM1251 have been approved by the organizations listed in Table 4.
Table 4.

| UL | CSA | VDE |
| :---: | :---: | :---: |
| Recognized under 1577 Component Recognition Program ${ }^{1}$ | Approved under CSA Component Acceptance Notice \#5A | Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 ${ }^{2}$ |
| Single/basic 2500 V rms isolation voltage | Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 125 V rms ( 177 V peak) maximum working voltage <br> Basic insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms ( 566 V peak) maximum working voltage | Reinforced insulation, 560 V peak |
| File E214100 | File 205078 | File 2471900-4880-0001 |

${ }^{1}$ In accordance with UL 1577, each ADuM1250/ADuM1251 is proof tested by applying an insulation test voltage $\geq 3000 \mathrm{~V}$ rms for 1 sec (current leakage detection limit $=5 \mu \mathrm{~A}$ ).
${ }^{2}$ In accordance with DIN V VDE V 0884-10, each ADuM1250/ADuM1251 is proof tested by applying an insulation test voltage $\geq 1050 \mathrm{~V}$ peak for 1 sec (partial discharge detection limit $=5 \mathrm{pC}$ ). The asterisk (*) marking branded on the component designates DIN V VDE V 0884-10 approval.

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 5.

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| Rated Dielectric Insulation Voltage |  | 2500 | V rms | 1-minute duration |
| Minimum External Air Gap (Clearance) | L(101) | 4.90 min | mm | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L(102) | 4.01 min | mm | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance) |  | 0.017 min | mm | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >175 | V | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group |  | Illa |  | Material Group (DIN VDE 0110, 1/89, Table 1) |
| Maximum Working Voltage Compatible with 50 Years Service Life | $V_{\text {IORM }}$ | 565 | $\checkmark$ peak | Continuous peak voltage across the isolation barrier |

## DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

This isolator is suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk $\left(^{*}\right)$ marking on the package denotes DIN V VDE V 0884-10 approval for a 560 V peak working voltage.

Table 6.

| Description | Test Conditions/Comments | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |  |
| For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms |  |  | I to IV |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms |  |  | I to III |  |
| For Rated Mains Voltage $\leq 400 \mathrm{~V}$ rms |  |  | I to II |  |
| Climatic Classification |  |  | 40/105/21 |  |
| Pollution Degree per DIN VDE 0110, Table 1 |  |  |  |  |
| Maximum Working Insulation Voltage |  | $V_{\text {IORM }}$ | 560 | $\checkmark$ peak |
| Input-to-Output Test Voltage, Method B1 | $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\text {PR, }}, 100 \%$ production test, $\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $V_{\text {PR }}$ | 1050 | $\checkmark$ peak |
| Input-to-Output Test Voltage, Method A | $\mathrm{V}_{\text {IORM }} \times 1.6=\mathrm{V}_{\text {PR, }}, \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $V_{\text {PR }}$ | 896 | ak |
| After Input and/or Safety Tests Subgroup 2 and Subgroup 3 | $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {PR, }}, \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ |  | 672 | $\checkmark$ peak |
| Highest Allowable Overvoltage | Transient overvoltage, $\mathrm{t}_{\mathrm{TR}}=10 \mathrm{sec}$ | $V_{T R}$ | 4000 | $\checkmark$ peak |
| Safety-Limiting Values | Maximum value allowed in the event of a failure (see Figure 3) |  |  |  |
| Case Temperature |  | T | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD} 1}+\mathrm{V}_{\mathrm{DD} 2}$ Current |  | $\mathrm{I}_{\text {TMAX }}$ | 212 | mA |
| Insulation Resistance at $\mathrm{T}_{5}$ | $\mathrm{V}_{10}=500 \mathrm{~V}$ | $\mathrm{R}_{\mathrm{S}}$ | $>10^{9}$ | $\Omega$ |



Figure 3. Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature, per DIN V VDE V 0884-10

RECOMMENDED OPERATING CONDITIONS
Table 7.

| Parameter | Rating |
| :---: | :---: |
| Operating Temperature ( $\mathrm{T}_{A}$ ) |  |
| A Grade | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| S Grade | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltages ( $\left.\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}\right)^{1}$ | 3.0 V to 5.5 V |
| Input/Output Signal Voltage $\left(\mathrm{V}_{\mathrm{SDA} 1}, \mathrm{~V}_{\mathrm{SCL} 1}, V_{\mathrm{SOA}_{2} 2} \mathrm{~V}_{\mathrm{SCL} 2}\right)$ | 5.5 V |
| Capacitive Load |  |
| Side $1\left(C_{L 1}\right)$ | 40 pF |
| Side $2\left(C_{\mathrm{L}_{2}}\right)$ | 400 pF |
| Static Output Loading |  |
| Side $1\left(I_{\text {SDA } 1}, I_{\text {SCLI }}\right)$ | 0.5 mA to 3 mA |
| Side $2\left(\mathrm{I}_{\text {SA } 2}, \mathrm{I}_{\text {SCL2 }}\right)$ | 0.5 mA to 30 mA |

## ADuM1250/ADuM1251

## ABSOLUTE MAXIMUM RATINGS

Ambient temperature $=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 8.

| Parameter | Rating |
| :---: | :---: |
| Storage Temperature ( $\mathrm{T}_{5 \mathrm{~T}}$ ) | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature ( $T_{A}$ ) |  |
| A Grade | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| S Grade | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltages ( $\left.\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}\right)^{1}$ | -0.5 V to +7.0 V |
| Input/Output Voltage, |  |
| Side $1\left(\mathrm{~V}_{\text {SDA } 1}, \mathrm{~V}_{\text {SCLI }}\right)^{1}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD} 1}+0.5 \mathrm{~V}$ |
| Side $2\left(\mathrm{~V}_{\text {SDA } 2}, \mathrm{~V}_{\text {SCL } 2}\right)^{1}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD} 2}+0.5 \mathrm{~V}$ |
| Average Output Current per $\mathrm{Pin}^{2}$ |  |
| Side $1\left(\mathrm{I}_{10}\right)$ | $\pm 18 \mathrm{~mA}$ |
| Side 2 ( $\mathrm{l}_{02}$ ) | $\pm 100 \mathrm{~mA}$ |
| Common-Mode Transients ${ }^{3}$ | $-100 \mathrm{kV} / \mu \mathrm{s}$ to $+100 \mathrm{kV} / \mu \mathrm{s}$ |

[^0]Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 4. ADuM1250/ADuM1251 Pin Configuration

Table 9. ADuM1250 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | $\mathrm{~V}_{\mathrm{DD} 1}$ | Supply Voltage, 3.0 V to 5.5 V. |
| 2 | $\mathrm{SDA}_{1}$ | Data Input/Output, Side 1. |
| 3 | $\mathrm{SCL}_{1}$ | Clock Input/Output, Side 1. |
| 4 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. |
| 5 | $\mathrm{GND}_{2}$ | Ground 2. Isolated ground reference for Isolator Side 2. |
| 6 | $\mathrm{SCL}_{2}$ | Clock Input/Output, Side 2. |
| 7 | $\mathrm{SDA}_{2}$ | Data Input/Output, Side 2. |
| 8 | $\mathrm{~V}_{\mathrm{DD} 2}$ | Supply Voltage, 3.0 V to 5.5 V. |

Table 10. ADuM1251 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | $\mathrm{~V}_{\mathrm{DD} 1}$ | Supply Voltage, 3.0 V to 5.5 V. |
| 2 | $\mathrm{SDA}_{1}$ | Data Input/Output, Side 1. |
| 3 | $\mathrm{SCL}_{1}$ | Clock Input, Side 1. |
| 4 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. |
| 5 | $\mathrm{GND}_{2}$ | Ground 2. Isolated ground reference for Isolator Side 2. |
| 6 | $\mathrm{SCL}_{2}$ | Clock Output, Side 2. |
| 7 | $\mathrm{SDA}_{2}$ | Data Input/Output, Side 2. |
| 8 | $\mathrm{~V}_{\mathrm{DD} 2}$ | Supply Voltage, 3.0 V to 5.5 V. |

## TEST CONDITIONS



## APPLICATIONS INFORMATION

## FUNCTIONAL DESCRIPTION

The ADuM1250/ADuM1251 interface on each side to a bidirectional $\mathrm{I}^{2} \mathrm{C}$ signal. Internally, the $\mathrm{I}^{2} \mathrm{C}$ interface is split into two unidirectional channels communicating in opposing directions via a dedicated $i$ Coupler isolation channel for each. One channel (the bottom channel of each channel pair shown in Figure 6) senses the voltage state of the Side $1 \mathrm{I}^{2} \mathrm{C}$ pin and transmits its state to its respective Side $2 \mathrm{I}^{2} \mathrm{C}$ pin.

Both the Side 1 and the Side $2 \mathrm{I}^{2} \mathrm{C}$ pins are designed to interface to an $\mathrm{I}^{2} \mathrm{C}$ bus operating in the 3.0 V to 5.5 V range. A logic low on either pin causes the opposite pin to be pulled low enough to comply with the logic low threshold requirements of other $\mathrm{I}^{2} \mathrm{C}$ devices on the bus. Avoidance of $\mathrm{I}^{2} \mathrm{C}$ bus contention is ensured by an input low threshold at $\mathrm{SDA}_{1}$ or $\mathrm{SCL}_{1}$ guaranteed to be at least 50 mV less than the output low signal at the same pin. This prevents an output logic low at Side 1 being transmitted back to Side 2 and pulling down the $\mathrm{I}^{2} \mathrm{C}$ bus.
Because the Side 2 logic levels/thresholds are standard $\mathrm{I}^{2} \mathrm{C}$ values, multiple ADuM1250/ADuM1251 devices connected to a bus by their Side 2 pins can communicate with each other and with other $\mathrm{I}^{2} \mathrm{C}$-compatible devices. A distinction is made between $\mathrm{I}^{2} \mathrm{C}$ compatibility and $\mathrm{I}^{2} \mathrm{C}$ compliance. $\mathrm{I}^{2} \mathrm{C}$ compatibility refers to situations in which the logic levels of a component do not necessarily meet the requirements of the $\mathrm{I}^{2} \mathrm{C}$ specification but still allow the component to communicate with an $\mathrm{I}^{2} \mathrm{C}$-compliant device. $\mathrm{I}^{2} \mathrm{C}$ compliance refers to situations in which the logic levels of a component meet the requirements of the $\mathrm{I}^{2} \mathrm{C}$ specification.
However, because the Side 1 pin has a modified output level/ input threshold, this side of the ADuM1250/ADuM1251 can communicate only with devices that conform to the $\mathrm{I}^{2} \mathrm{C}$ standard. In other words, Side 2 of the ADuM1250/ADuM1251 is $\mathrm{I}^{2} \mathrm{C}$-compliant, whereas Side 1 is only $\mathrm{I}^{2} \mathrm{C}$-compatible.
The output logic low levels are independent of the $V_{D D 1}$ and $\mathrm{V}_{\mathrm{DD} 2}$ voltages. The input logic low threshold at Side 1 is also independent of $\mathrm{V}_{\text {DDI }}$. However, the input logic low threshold at Side 2 is designed to be at $0.3 \mathrm{~V}_{\mathrm{DD} 2}$, consistent with $\mathrm{I}^{2} \mathrm{C}$ requirements. The Side 1 and Side 2 pins have open-collector outputs whose high levels are set via pull-up resistors to their respective supply voltages.


Figure 6. ADuM1250 Block Diagram

## STARTUP

Both the $V_{D D 1}$ and $V_{D D 2}$ supplies have an undervoltage lockout feature to prevent the signal channels from operating unless certain criteria are met. This feature prevents input logic low signals from pulling down the $\mathrm{I}^{2} \mathrm{C}$ bus inadvertently during power-up/power-down.
For the signal channels to be enabled, the following two criteria must be met:

- Both supplies must be at least 2.5 V .
- At least $40 \mu$ s must elapse after both supplies exceed the internal startup threshold of 2.0 V .

Until both criteria are met for both supplies, the ADuM1250/ ADuM1251 outputs are pulled high, ensuring a startup that avoids any disturbances on the bus. Figure 7 and Figure 8 illustrate the supply conditions for fast and slow input supply slew rates.


Figure 7. Start-Up Condition, Supply Slew Rate $>12.5 \mathrm{~V} / \mathrm{ms}$


Figure 8. Start-Up Condition, Supply Slew Rate $<12.5 \mathrm{~V} / \mathrm{ms}$

## TYPICAL APPLICATION DIAGRAM

Figure 9 shows a typical application circuit including the pull-up resistors required for both Side 1 and Side 2 buses. Bypass capacitors with values from $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ are required between $\mathrm{V}_{\mathrm{DD} 1}$ and $\mathrm{GND}_{1}$ and between $\mathrm{V}_{\mathrm{DD} 2}$ and $\mathrm{GND}_{2}$. The $200 \Omega$ resistor shown in Figure 9 is required for latch-up immunity if the ambient temperature can be between $105^{\circ} \mathrm{C}$ and $125^{\circ} \mathrm{C}$.


Figure 9. Typical Isolated I²C Interface Using the ADuM1250

## MAGNETIC FIELD IMMUNITY

The ADuM1250/ADuM1251 are extremely immune to external magnetic fields. The limitation on the magnetic field immunity of the ADuM1250/ADuM1251 is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADuM1250/ADuM1251 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V . The decoder has a sensing threshold at approximately 0.5 V , thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$
V=(-d \beta / d t) \sum \pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where:
$\beta$ is the magnetic flux density (gauss).
$r_{n}$ is the radius of the $\mathrm{n}^{\text {th }}$ turn in the receiving coil ( cm ).
$N$ is the total number of turns in the receiving coil.
Given the geometry of the receiving coil in the ADuM1250/ ADuM1251 and an imposed requirement that the induced voltage be, at most, $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 10.


Figure 10. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This voltage is approximately $50 \%$ of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), it reduces the received pulse from $>1.0 \mathrm{~V}$ to $0.75 \mathrm{~V}-$ still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM1250/ADuM1251 transformers. Figure 11 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 11, the ADuM1250/ ADuM1251 are extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example, a 0.5 kA current placed 5 mm away from the ADuM1250/ADuM1251 is required to affect the operation of the component.


Figure 11. Maximum Allowable Current for Various Current-to-ADuM1250/ADuM1251 Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by PCB traces can induce error voltages sufficiently large to trigger the thresholds of succeeding circuitry. Exercise care in the layout of such traces to avoid this possibility.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

| 5 |
| :---: |
| $\frac{5}{5}$ |
| $\frac{1}{4}$ |

Figure 12. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
( $R-8$ )
Dimensions shown in millimeters and (inches)

ORDERING GUIDE

| Model ${ }^{1,2}$ | Number of Inputs, $\mathrm{V}_{\mathrm{DD} 1}$ Side | Number of Inputs, $\mathrm{V}_{\mathrm{DD} 2}$ Side | Maximum Data Rate (Mbps) | Maximum Propagation Delay (ns) | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM1250ARZ | 2 | 2 | 1 | 150 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1250ARZ-RL7 | 2 | 2 | 1 | 150 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1250SRZ | 2 | 2 | 1 | 150 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1250SRZ-RL7 | 2 | 2 | 1 | 150 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1250WSRZ | 2 | 2 | 1 | 150 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1250WSRZ-RL7 | 2 | 2 | 1 | 150 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1251ARZ | 2 | 1 | 1 | 150 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1251ARZ-RL7 | 2 | 1 | 1 | 150 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1251WARZ | 2 | 2 | 1 | 150 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1251WARZ-RL7 | 2 | 2 | 1 | 150 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |

${ }^{1} Z=$ RoHS Compliant Part.
${ }^{2} \mathrm{~W}=$ Qualified for Automotive Applications.

## AUTOMOTIVE PRODUCTS

The ADuM1250W and ADuM1251W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.


[^0]:    ${ }^{1}$ All voltages are relative to their respective ground.
    ${ }^{2}$ See Figure 3 for maximum rated current values for various temperatures.
    ${ }^{3}$ Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum rating may cause latch-up or permanent damage.

