

Silicon NPN Power Transistors

2SD1185

DESCRIPTION

- With TO-3 package
- High breakdown voltage
- High speed switching

APPLICATIONS

- Power switching applications

PINNING(see Fig.2)

PIN	DESCRIPTION
1	Base
2	Emitter
3	Collector




Fig.1 simplified outline (TO-3) and symbol

Absolute maximum ratings($T_a =$)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V_{CBO}	Collector-base voltage	Open emitter	1200	V
V_{CEO}	Collector-emitter voltage	Open base	800	V
V_{EBO}	Emitter-base voltage	Open collector	6	V
I_C	Collector current		5	A
I_{CM}	Collector current-peak		7	A
P_C	Collector power dissipation	$T_C=25$	50	W
T_j	Junction temperature		150	
T_{stg}	Storage temperature		-45~150	

Silicon NPN Power Transistors

2SD1185

CHARACTERISTICS

T_j=25 unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =10mA ; I _C =0	6			V
V _{(BR)CEO}	Collector-emitter breakdown voltage	I _C =10mA ; R _{BE} =	800			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =4A; I _B =0.8A			5.0	V
V _{BEsat}	Base-emitter saturation voltage	I _C =4A; I _B =0.8A			1.5	V
I _{CES}	Collector cut-off current	V _{CE} =1200V; R _{BE} =0			0.5	mA
I _{EBO}	Emitter cut-off current	V _{EB} =6V; I _C =0			0.1	mA
h _{FE}	DC current gain	I _C =0.3A ; V _{CE} =5V	10		30	

Switching times

t _f	Fall time	I _C =4A ; I _{B1} =0.8A; I _{B2} =-2A			1.0	μs
t _s	Storage time			1.0		μs

PACKAGE OUTLINE




Fig.2 outline dimensions (unindicated tolerance: $\pm 0.1\text{mm}$)