

FDS4953

Dual P-Channel, Logic Level, PowerTrench™ MOSFET



General Description

These P-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

These devices are well suited for portable electronics applications: load switching and power management, battery charging circuits, and DC/DC conversion.

Features

- 5 A, -30 V. $R_{DS(ON)} = 0.053 \Omega$ @ $V_{GS} = -10$ V,
 $R_{DS(ON)} = 0.095 \Omega$ @ $V_{GS} = -4.5$ V.
 - Low gate charge (8nC typical).
 - High performance trench technology for extremely low
 $R_{DS(ON)}$.
 - High power and current handling capability.




Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	FDS4953	Units
V_{DSS}	Drain-Source Voltage	-30	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous - Pulsed	-5 -20	A
	(Note 1a)		
P_D	Power Dissipation for Dual Operation	2	W
	Power Dissipation for Single Operation (Note 1a)	1.6	
	(Note 1b)	1	
	(Note 1c)	0.9	
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	°C

THERMAL CHARACTERISTICS

R_{JJA}	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°C/W
R_{JJC}	Thermal Resistance, Junction-to-Case (Note 1)	40	°C/W

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_D = -250 \mu\text{A}$	-30			V
$\Delta \text{BV}_{\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		-20		mV°C
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -24 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$ $T_J = 55^\circ\text{C}$			-1	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$			100	nA
I_{GSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$			-100	nA
ON CHARACTERISTICS (Note 2)						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = -250 \mu\text{A}$	-1	-1.7	-3	V
$\Delta V_{\text{GS(th)}/\Delta T_J}$	Gate Threshold Voltage Temp. Coefficient	$I_D = 250 \mu\text{A}$, Referenced to 25°C		4		mV°C
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = -10 \text{ V}$, $I_D = -5 \text{ A}$ $T_J = 125^\circ\text{C}$	0.04	0.053		Ω
		$V_{\text{GS}} = -4.5 \text{ V}$, $I_D = -3.3 \text{ A}$	0.055	0.085		
			0.058	0.095		
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = -10 \text{ V}$, $V_{\text{DS}} = -5 \text{ V}$	-20			A
g_{FS}	Forward Transconductance	$V_{\text{DS}} = -10 \text{ V}$, $I_D = -5 \text{ A}$		11		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	$V_{\text{DS}} = -15 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$		750		pF
C_{oss}	Output Capacitance			220		pF
C_{rss}	Reverse Transfer Capacitance			100		pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{\text{D(on)}}$	Turn - On Delay Time	$V_{\text{DS}} = -15 \text{ V}$, $I_D = -1 \text{ A}$ $V_{\text{GEN}} = -10 \text{ V}$, $R_{\text{GEN}} = 6 \Omega$		12	22	ns
t_r	Turn - On Rise Time			14	25	ns
$t_{\text{D(off)}}$	Turn - Off Delay Time			24	38	ns
t_f	Turn - Off Fall Time			16	27	ns
Q_g	Total Gate Charge	$V_{\text{DS}} = -15 \text{ V}$, $I_D = -5 \text{ A}$, $V_{\text{GS}} = -5 \text{ V}$		8	12	nC
Q_{gs}	Gate-Source Charge			1.8		nC
Q_{gd}	Gate-Drain Charge			3		nC
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_s	Maximum Continuous Drain-Source Diode Forward Current				-1.3	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_s = -1.3 \text{ A}$ (Note 2)		-0.75	-1.2	V
Notes:						
1. R_{juc} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{juc} is guaranteed by design while R_{jcb} is determined by the user's board design.						
 <p>a. $78^\circ\text{C}/\text{W}$ on a 0.5 in^2 pad of 2oz copper.</p>						
 <p>b. $125^\circ\text{C}/\text{W}$ on a 0.02 in^2 pad of 2oz copper.</p>						
 <p>c. $135^\circ\text{C}/\text{W}$ on a 0.003 in^2 pad of 2oz copper.</p>						
Scale 1:1 on letter size paper						
2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%.						

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c.
Transient thermal response will change depending on the circuit board design.