


These miniature surface mount MOSFETs utilize High Cell Density process. Low $r_{DS(on)}$ assures minimal power loss and conserves energy, making this device ideal for use in power management circuitry. Typical applications are DC-DC converters, power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low $r_{DS(on)}$ Provides Higher Efficiency
- and Extends Battery Life
- Miniature TSOP-6 Surface Mount Package Saves Board Space

V_{DS} (V)	$r_{DS(on)}$ (Ω)	I_D (A)
25	0.45 @ $V_{GS} = 4.5V$	1.2
	0.72 @ $V_{GS} = 2.5V$	1.0
-25	1.09 @ $V_{GS} = -4.5V$	-0.85
	1.50 @ $V_{GS} = -2.5V$	-0.75



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^{\circ}\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	N-Channel	P-Channel	Units
Drain-Source Voltage	V_{DS}	25	-25	V
Gate-Source Voltage	V_{GS}	8	-8	
Continuous Drain Current ^a	I_D	1.2	-0.9	A
		0.95	-0.65	
Pulsed Drain Current ^b	I_{DM}	± 3.5	± 2.5	
Continuous Source Current (Diode Conduction) ^a	I_S	1	-1	A
Power Dissipation ^a	P_D	1.25		W
		0.8		
Operating Junction and Storage Temperature Range	T_J, T_{stg}		-55 to 150	$^{\circ}\text{C}$

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Maximum	Units
Maximum Junction-to-Ambient ^a	R_{THJA}	100	$^{\circ}\text{C}/\text{W}$

Notes

- Surface Mounted on 1" x 1" FR4 Board.
- Pulse width limited by maximum junction temperature

SPECIFICATIONS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	Test Conditions	Limits				Unit
			Ch	Min	Typ	Max	
Static							
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	N	25			V
		$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	P	-25			
Gate-Threshold Voltage	$V_{GS(\text{th})}$	$V_{GS} = V_{DS}, I_D = 250 \mu\text{A}$	N	0.65	0.81	1.5	V
		$V_{GS} = V_{DS}, I_D = -250 \mu\text{A}$	P	-0.65	-0.83	-1.5	
Gate-Body Leakage Current	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = 8 \text{ V}$	N			100	μA
		$V_{DS} = 0 \text{ V}, V_{GS} = -8 \text{ V}$	P			-100	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	N			1	μA
		$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$				10	
On-State Drain Current ^A	$I_{D(\text{on})}$	$V_{DS} = 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	N	1			A
		$V_{DS} = -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	P	-1			
Drain-Source On-Resistance ^A	$r_{DS(\text{on})}$	$V_{GS} = 4.5 \text{ V}, I_D = 0.5 \text{ A}$	N		0.35	0.45	Ω
		$V_{GS} = 2.5 \text{ V}, I_D = 0.2 \text{ A}$			0.45	0.72	
		$V_{GS} = -4.5 \text{ V}, I_D = -0.41 \text{ A}$	P		0.860	1.09	
		$V_{GS} = -2.5 \text{ V}, I_D = -0.2 \text{ A}$			1.15	1.50	
Forward Tranconductance ^A	g_{fs}	$V_{DS} = 5 \text{ V}, I_D = 0.5 \text{ A}$	N		1.45		S
		$V_{DS} = -5 \text{ V}, I_D = 0.4 \text{ A}$	P		0.9		
Dynamic^b							
Total Gate Charge	Q_g	N-Channel $V_{DS}=5\text{V}, V_{GS}=4.5\text{V}, I_D=0.5\text{A}$ P-Channel $V_{DS}=-5\text{V}, V_{GS}=-4.5\text{V}, I_D=-0.25\text{A}$	N		1.64	2.3	nC
Gate-Source Charge	Q_{gs}		P		1.1	1.5	
Gate-Drain Charge	Q_{gd}		N		0.4		
			P		0.33		
			N		0.45		
			P		0.26		
Switching							
Turn-On Delay Time	$t_{d(\text{on})}$	N-Chaneel $V_{DD}=6\text{V}, V_{GS}=4.5\text{V}, I_D=0.5\text{A}$, $R_{\text{GEN}}=50\Omega$, P-Channel $V_{DD}=-6\text{V}, V_{GS}=-4.5\text{V}, I_D=-0.41\text{A}$, $R_{\text{GEN}}=50\Omega$	N		3	6	nS
Rise Time	t_r		P		7	21	
Turn-Off Delay Time	$t_{d(\text{off})}$		N		8.5	18	
Fall-Time	t_f		P		9	19	
			N		17	30	
			P		55	112	
			N		13	25	
			P		35	71	

Notes

- a. Pulse test: PW <= 300us duty cycle <= 2%.
- b. Guaranteed by design, not subject to production testing.