



T-46-07-05

Preliminary Specifications

FEATURES

- I/O port configuration enables output data back onto input bus
- Latch ('793) and Register ('794) options
- Function, pin-out, speed and drive compatibility with 54/74ALS logic family
- Low power consumption characteristic of CMOS
- 3-State outputs with drive current ($I_{OL} = 24 \text{ mA}$ @ $V_{OL} = 0.5\text{V}$) for direct bus interface
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:
 KS74AHCT: -40°C to +85°C
 KS54AHCT: -55°C to +125°C
- Package options include plastic "small outline" packages, standard plastic and ceramic 300-mil DIPs

PIN CONFIGURATIONS



DESCRIPTION

These are 8-bit latches/registers that allow temporary storage and retrieval of data on a bus. This operation is important in control algorithms which make decisions based on the previous status of output controls. Rather than storing a redundant copy of the output data in memory, simply reading the register as an I/O port allows the data to be retrieved from where it has been stored in a '793 or '794, for verification and/or updating.

The Data is loaded in the registers on the positive-edge of the clock (CLK) for the '794. The data is passed through the '793 when C is high, and it is latched when C goes low. The output control (OC) is used to enable data on the D0-D7 pins. When OC is low the output of the latches/registers is enabled on D0-D7, enabling D as an output bus so that the host can perform a read operation. When OC is high, D0-D7 are inputs to the latches/registers configuring D as an input bus.

These devices provide speeds and drive capability equivalent to their ALSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to Vcc and ground.

FUNCTION TABLES

| '793 | | | |
|------|----|-------------------|------------|
| C | OC | Q | D |
| L | L | Q ₀ ** | Output, Q |
| L | H | Q ₀ ** | Input |
| H† | L | D* | Output, Q* |
| H | 'H | D | Input |

* In this case the output of the latch feeds the input, and a "race" condition results.

** Q₀ represents the previous "latched" state.

† This transition is not a normal mode of operation and may produce hazards.

| '794 | | | |
|---------------------------------|----|----------------|------------|
| CLK | OC | Q | D |
| L or H or ↓ L or H or ↓ ↑ | L | Q ₀ | Output, Q |
| | H | Q ₀ | Input |
| | L | Q ₀ | Output, Q* |
| | H | D | Input |

* In this case the output of the register is clocked to the inputs and the overall Q output is unchanged at Q₀.





SAMSUNG SEMICONDUCTOR

KS54AHCT 793/794
KS74AHCT8-Bit Latch/Register
with Readback

T-46-D7-05

LOGIC DIAGRAMS



SAMSUNG SEMICONDUCTOR

385

T-46-07-05

Absolute Maximum Ratings*

| | |
|--|-----------------|
| Supply Voltage Range V _{CC} , | -0.5V to +7V |
| DC Input Diode Current, I _{IK} (V _I < -0.5V or V _I > V _{CC} +0.5V) | ±20 mA |
| DC Output Diode Current, I _{OK} (V _O < -0.5V or V _O > V _{CC} +0.5V) | ±20 mA |
| Continuous Output Current Per Pin, I _O (-0.5V < V _O < V _{CC} +0.5V) | ±70 mA |
| Continuous Current Through V _{CC} or GND pins | ±250 mA |
| Storage Temperature Range, T _{STG} | -65°C to +150°C |
| Power Dissipation Per Package, P _D | 500 mW |

* Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

† Power Dissipation temperature derating:
Plastic Package (N): -12mW/°C from 65°C to 85°C
Ceramic Package (J): -12mW/°C from 100°C to 125°C

Recommended Operating Conditions

| | |
|---|---|
| Supply Voltage, V _{CC} | 4.5V to 5.5V |
| DC Input & Output Voltages*, V _{IN} , V _{OUT} | 0V to V _{CC} |
| Operating Temperature | |
| Range | KS74AHCT: -40°C to +85°C KS54AHCT: -55°C to +125°C |

Input Rise & Fall Times, t_r, t_f Max 500 ns

* Unused inputs must always be tied to an appropriate logic voltage level (either V_{CC} or GND)

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10% Unless Otherwise Specified)

| Characteristic | Symbol | Test Conditions | T _A = 25°C | | KS74AHCT T _A = -40°C to +85°C | KS54AHCT T _A = -55°C to +125°C | Unit |
|--------------------------------------|------------------|---|------------------------|------------------------------|---|--|------|
| | | | Type | Guaranteed Limits | | | |
| Minimum High-Level Input Voltage | V _{IH} | | | 2.0 | 2.0 | 2.0 | V |
| Maximum Low-Level Input Voltage | V _{IL} | | | 0.8 | 0.8 | 0.8 | V |
| Minimum High-Level Output Voltage | V _{OH} | V _{IN} =V _{IH} or V _{IL} I _O =-20µA I _O =-6mA | V _{CC} 4.2 | V _{CC} -0.1 3.98 | V _{CC} -0.1 3.84 | V _{CC} -0.1 3.7 | V |
| Maximum Low-Level Output Voltage | V _{OL} | V _{IN} =V _{IH} or V _{IL} I _O =20µA I _O =12mA I _O =24mA | 0 | 0.1 0.26 0.39 | 0.1 0.33 0.5 | 0.1 0.4 | V |
| Maximum Input Current | I _{IN} | V _{IN} =V _{CC} or GND | | ±0.1 | ±1.0 | ±1.0 | µA |
| Maximum 3-State Leakage Current | I _{OZ} | Output Enable =V _{IH} V _{OUT} =V _{CC} or GND | | ±0.5 | ±5.0 | ±10.0 | µA |
| Maximum Quiescent Supply Current | I _{CC} | V _{IN} =V _{CC} or GND I _{OUT} =0µA | | 8.0 | 80.0 | 160.0 | µA |
| Additional Worst Case Supply Current | ΔI _{CC} | per input pin V _I =2.4V other Inputs: at V _{CC} or GND I _{OUT} =0µA | | 2.7 | 2.9 | 3.0 | mA |



SAMSUNG SEMICONDUCTOR

KS54AHCT 793/794
KS74AHCT
**8-Bit Latch/Register
with Readback**

T-46-07-05

AC ELECTRICAL CHARACTERISTICS (Input t_r , $t_f < 2$ ns), AHCT793, AHCT794

| Characteristic | Symbol | Conditions [†] | $T_a = 25^\circ\text{C}$ | KS74AHCT | | KS54AHCT | | Unit |
|---|-------------------------|---|--------------------------|---|---------------------------------|--|---------------------------------|------|
| | | | $V_{cc} = 5.0\text{V}$ | $T_a = -40^\circ\text{C to } +85^\circ\text{C}$ | $V_{cc} = 5.0\text{V} \pm 10\%$ | $T_a = -55^\circ\text{C to } +125^\circ\text{C}$ | $V_{cc} = 5.0\text{V} \pm 10\%$ | |
| Maximum Operating Frequency ('794 only) | t_{max} | $C_L = 50\text{pF}$ | 60 | 40 | | 35 | | MHz |
| Propagation Delage D to Any Q ('793 only) | t_{PLH} | $C_L = 50\text{pF}$ | 10 | | 16 | | 19 | ns |
| | | $C_L = 150\text{pF}$ | 13 | | 21 | | 25 | |
| Propagation Delage CLK/C to Any Q | t_{PHL} | $C_L = 50\text{pF}$ | 10 | | 16 | | 19 | ns |
| | | $C_L = 150\text{pF}$ | 13 | | 21 | | 25 | |
| Enable Time, OC to D | t_{PZH} | $R_L = 1\text{k}\Omega$ (C=Low for '793) | $C_L = 50\text{pF}$ | 11 | | 18 | | ns |
| | | | $C_L = 150\text{pF}$ | 14 | | 23 | | ns |
| Disable Time OC to D | t_{PLZ} | $R_L = 1\text{k}\Omega$ (C=Low for '793) | $C_L = 50\text{pF}$ | 11 | | 18 | | ns |
| | | | $C_L = 150\text{pF}$ | 13 | | 23 | | ns |
| Pulse Width, CLK/C High or low | t_W | | | 9 | 14 | | 19 | ns |
| Setup time | D before C_l ('793) | | | 6 | 10 | | 12 | ns |
| | D before CLK_l ('794) | | | 10 | 15 | | 20 | |
| Hold Time | D after C_l ('793) | | | 9 | 10 | | 12 | ns |
| | D after CLK_l ('794) | | | -3 | 0 | | 0 | |
| Input Capacitance | C_{IN} | | | 5 | | | | pF |
| Output Capacitance | C_{OUT} | $\bar{OC} = \text{GND}$ | | 10 | | | | pF |
| Power Dissipation Capacitance* | C_{PD} | | | | | | | ns |





* C_{PD} determines the no-load dynamic power dissipation: $P_D = C_{PD} V_{cc}^2 f + I_{cc} V_{cc}$.

† For AC switching test circuits and timing waveforms see section 2.

4



SAMSUNG SEMICONDUCTOR

PACKAGE DIMENSIONST-90-20**1. PLASTIC PACKAGES**

7







SAMSUNG SEMICONDUCTOR





1675

A-04

781

PACKAGE DIMENSIONS**T-90-20****SAMSUNG SEMICONDUCTOR****1676****A-05**

782

PACKAGE DIMENSIONST-90-20**2. CERAMIC PACKAGES****14-Pin Ceramic DIP Units: mm****16-Pin Ceramic DIP Units: mm****20-Pin Ceramic DIP Units: mm****24-Pin Ceramic DIP Units: mm**

7