

**FEATURES**


- Mixed-Mode (HSPA, EV-DO) Compliant
- 4th Generation HELP4™ technology
- High Efficiency (R99 waveform):
  - 39 % @ P<sub>OUT</sub> = +28.3 dBm
  - 36% @ P<sub>OUT</sub> = +17 dBm
  - 22 % @ P<sub>OUT</sub> = +13.5 dBm
  - 26% @ P<sub>OUT</sub> = +8 dBm
  - 13 % @ P<sub>OUT</sub> = +3.5 dBm
- Low Quiescent Current: 2 mA
- Low Leakage Current in Shutdown Mode: <5 μA
- Internal Voltage Regulator
- Integrated “daisy chainable” directional coupler with CPL<sub>IN</sub> and CPL<sub>OUT</sub> port.
- Optimized for a 50 Ω System
- 1.8 V Control Logic
- RoHS Compliant Package, 260 °C MSL-3

**APPLICATIONS**


- Band 4 (also Bands 3, 9 and 10) WCDMA/HSPA Wireless Devices
- AWS/KPCS CDMA/EV-DO Wireless Devices

**PRODUCT DESCRIPTION**

The AWT6624 HELP4™ PA is a 4th generation HELP4™ product for WCDMA devices operating in UMTS1700 (Band 4 + 9) and for CDMA devices operating in AWS/KPCS band. This PA incorporates ANADIGICS’ HELP4™ technology to deliver exceptional efficiency at low power levels and low quiescent current without the need for external voltage regulators or converters. The device is manufactured using advanced InGaP-Plus™ HBT technology offering state-of-the-art reliability, temperature stability, and ruggedness. Three selectable bias modes that optimize efficiency for different output power levels and a shutdown mode with low leakage current increase handset talk and standby time. A “daisy chainable” directional



coupler is integrated in the module, thus eliminating the need of an external coupler. The self-contained 3 mm x 3 mm x 1 mm surface mount package incorporates matching networks optimized for output power, efficiency, and linearity in a 50 Ω system.



**Figure 1: Block Diagram**




Figure 2: Pinout (X-ray Top View)

Table 1: Pin Description

PIN	NAME	DESCRIPTION
1	V <sub>BATT</sub>	Battery Voltage
2	RF <sub>IN</sub>	RF Input
3	V <sub>MODE2</sub>	Mode Control Voltage 2
4	V <sub>MODE1</sub>	Mode Control Voltage 1
5	V <sub>EN</sub>	PA Enable Voltage
6	CPL <sub>OUT</sub>	Coupler Output
7	GND	Ground
8	CPL <sub>IN</sub>	Coupler Input
9	RF <sub>OUT</sub>	RF Output
10	V <sub>CC</sub>	Supply Voltage

## ELECTRICAL CHARACTERISTICS

Table 2: Absolute Minimum and Maximum Ratings

PARAMETER	MIN	MAX	UNIT
Supply Voltage ( $V_{CC}$ )	0	+5	V
Battery Voltage ( $V_{BATT}$ )	0	+6	V
Control Voltages ( $V_{MODE1}$ , $V_{MODE2}$ , $V_{EN}$ )	0	+3.5	V
RF Input Power ( $P_{IN}$ )	-	+10	dBm
Storage Temperature ( $T_{STG}$ )	-40	+150	°C

Stresses in excess of the absolute ratings may cause permanent damage. Functional operation is not implied under these conditions. Exposure to absolute ratings for extended periods of time may adversely affect reliability.

Table 3: Operating Ranges

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Operating Frequency (f)	1710	-	1785	MHz	
Supply Voltage ( $V_{CC}$ )	+3.2	+3.4	+4.2	V	$P_{OUT} < +28.3$ dBm
Enable Voltage ( $V_{EN}$ )	+1.35 0	+1.8 -	+3.1 +0.5	V	PA "on" PA "shut down"
Mode Control Voltage ( $V_{MODE1}, V_{MODE2}$ )	+1.35 0	+1.8 -	+3.1 +0.5	V	Low Bias Mode High Bias Mode
WCDMA Output Power (UMTS) R99, HPM HSPA (MPR=0), HPM R99, MPM HSPA (MPR=0), MPM R99, LPM HSPA (MPR=0), LPM	27.8 <sup>(1)</sup> 26.8 <sup>(1)</sup> 17.0 16.0 - -	28.3 27.3 17.0 16.0 8.0 7.0	- - - - - -	dBm	3GPP TS 34.121-1, Rel 8 Table C.11.1.3, SUBTEST 1
CDMA Output Power CDMA2000, HPM CDMA2000, MPM CDMA, LPM	27.2 <sup>(1)</sup> - 7.5 <sup>(1)</sup>	27.7 16.0 8.0	- - -	dBm	CDMA 2000, RC-1
Case Temperature ( $T_C$ )	-30	-	+90	°C	

The device may be operated safely over these conditions; however, parametric performance is guaranteed only over the conditions defined in the electrical specifications.

Notes:

(1) For Operation at 3.2 V,  $P_{OUT}$  is derated 0.5 dB.

**Table 4: Electrical Specifications - WCDMA Operation (R99 waveform)**  
**(T<sub>C</sub> = +25 °C, V<sub>CC</sub> = +3.4 V, V<sub>BATT</sub> = +3.4 V, V<sub>EN</sub> = +1.8 V, 50 Ω system)**

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS		
					P <sub>OUT</sub>	V <sub>MODE1</sub>	V <sub>MODE2</sub>
Gain	25 17 7.5	27 20 10	30 23 12.5	dB	+28.3 dBm +17 dBm +8 dBm	0 V 1.8 V 1.8 V	0 V 0 V 1.8 V
ACLR1 at 5 MHz offset <sup>(1)</sup>	- - -	-41 -42 -40	-37 -37 -37	dBc	+28.3 dBm +17 dBm +8 dBm	0 V 1.8 V 1.8 V	0 V 0 V 1.8 V
ACLR2 at 10 MHz offset	- - -	-55 -54 -58	-48 -48 -48	dBc	+28.3 dBm +17 dBm +8 dBm	0 V 1.8 V 1.8 V	0 V 0 V 1.8 V
Power-Added Efficiency <sup>(1)</sup>	36 32 - 23 -	39 36 22 26 13	- - - - -	%	+28.3 dBm +17 dBm +13.5 dBm +8 dBm +3.5 dBm	0 V 1.8 V 1.8 V 1.8 V 1.8 V	0 V 0 V 0 V 1.8 V 1.8 V
Quiescent Current (I <sub>q</sub> ) Low Bias Mode	-	2	3.5	mA	through V <sub>CC</sub> pin	1.8 V	1.8 V
Mode Control Current	-	0.08	0.15	mA	through V <sub>MODE</sub> pins, V <sub>MODE1,2</sub> = +1.8 V		
Enable Current	-	0.04	0.1	mA	through V <sub>EN</sub> pin		
BATT Current	-	0.8	1.5	mA	through V <sub>BATT</sub> pin, V <sub>MODE1,2</sub> = +1.8 V		
Leakage Current	-	<5	10	μA	V <sub>BATT</sub> = +4.2 V, V <sub>CC</sub> = +4.2 V, V <sub>EN</sub> = 0 V, V <sub>MODE1,2</sub> = 0 V		
Noise Power	- - - - -	-140 -135 -135 -132 -148	-137 -132 -132 - -	dBm/Hz	2110 MHz to 2155 MHz (Band 4) 1805 MHz to 1880 MHz (Band 3) 1844.9 MHz to 1879.9 MHz (Band 9) GPS Band ISM Band		
Harmonics 2fo 3fo, 4fo	- - -	-44 -50	-35 -42	dBc	P <sub>OUT</sub> < +28.3 dBm		
Coupling Factor	-	20	-	dB			
Directivity	-	20	-	dB			
Daisy Chain Insertion Loss	-	<0.25	-	dB			
Spurious Output Level (all spurious outputs)	-	-	-70	dBc	P <sub>OUT</sub> < +28.3 dBm In-band load VSWR < 5:1 Out-of-band load VSWR < 10:1 Applies over all operating conditions		
Load mismatch stress with no permanent degradation or failure	8:1	-	-	VSWR	Applies over full operating range		

Notes:

(1) ACLR and Efficiency measured at 1747.5 MHz.

**Table 5: Electrical Specifications - CDMA Operation (CDMA 2000 RCI)**  
**(T<sub>c</sub> = +25 °C, V<sub>BATT</sub> = V<sub>CC</sub> = +3.4 V, V<sub>ENABLE</sub> = +1.8 V, 50 Ω system)**

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS		
					P <sub>OUT</sub>	V <sub>MODE1</sub>	V <sub>MODE2</sub>
Gain	25 17 7.5	27 20 10	30 23 12.5	dB	P <sub>OUT</sub> = +27.7 dBm P <sub>OUT</sub> = +16.0 dBm P <sub>OUT</sub> = +8.0 dBm	0 V 1.8 V 1.8 V	0 V 0 V 1.8 V
Adjacent Channel Power at +1.25 MHz offset Primary Channel BW = 1.23 MHz Adjacent Channel BW = 30 kHz	- - -	-51 -55 -57	-46.5 -46.5 -46.5	dBc	P <sub>OUT</sub> = +27.7 dBm P <sub>OUT</sub> = +16.0 dBm P <sub>OUT</sub> = +8.0 dBm	0 V 1.8 V 1.8 V	0 V 0 V 1.8 V
Adjacent Channel Power at + 1.98 MHz offset Primary Channel = 1.23 MHz Adjacent Channel = 30 kHz	- - -	-56 -58 -60	-53 -53 -54	dBc	P <sub>OUT</sub> = +27.7 dBm P <sub>OUT</sub> = +16.0 dBm P <sub>OUT</sub> = +8.0 dBm	0 V 1.8 V 1.8 V	0 V 0 V 1.8 V
Power-Added Efficiency	33 28 20	37 33 25	- - -	%	P <sub>OUT</sub> = +27.7 dBm P <sub>OUT</sub> = +16.0 dBm P <sub>OUT</sub> = +8.0 dBm	0 V 1.8 V 1.8 V	0 V 0 V 1.8 V
Spurious Output Level (all spurious outputs)	-	-	-70	dBc	See Note 2		
Load mismatch stress with no permanent degradation or failure	8:1	-	-	VSWR	Applies over full operating range		

## Notes:

(1) ACLR and Efficiency measured at 1747.5 MHz.

2. P<sub>OUT</sub> < +27.7 dBm, In-Band VSWR < 5:1, Out-Of-Band VSWR < 10:1. Applies to all operating conditions.

**APPLICATION INFORMATION**

To ensure proper performance, refer to all related Application Notes on the ANADIGICS web site: <http://www.anadigics.com>

**Shutdown Mode**

The power amplifier may be placed in a shutdown mode by applying logic low levels (see Operating Ranges table) to the V<sub>EN</sub>, V<sub>MODE1</sub> and V<sub>MODE2</sub> voltages.

**Bias Modes**


The power amplifier may be placed in either Low, Medium or High Bias modes by applying the appropriate logic level (see Operating Ranges table)

to the V<sub>MODE</sub> pins. The Bias Control table below lists the recommended modes of operation for various applications.

Three operating modes are recommended to optimize current consumption. High Bias/High Power operating mode is for P<sub>OUT</sub> levels ≥ 16 dBm. At ~17dBm - 7 dBm, the PA could be switched to Medium Power Mode. For P<sub>OUT</sub> levels ≤ ~8 dBm, the PA could be switched to Low Power Mode for extremely low current consumption.

**Table 6: Bias Control**


APPLICATION	P <sub>OUT</sub> LEVELS (Rel. 99)	BIAS MODE	V <sub>EN</sub>	V <sub>MODE1</sub>	V <sub>MODE2</sub>	V <sub>CC</sub>	V <sub>BATT</sub>
Low power (Low Bias Mode)	< +8 dBm	Low	+1.8 V	+1.8 V	+1.8 V	3.2 - 4.2 V	> 3.2 V
Med power (Medium Bias Mode)	> 7 dBm < +17 dBm	Low	+1.8 V	+1.8 V	0 V	3.2 - 4.2 V	> 3.2 V
High power (High Bias Mode)	> +16 dBm	High	+1.8 V	0 V	0 V	3.2 - 4.2 V	> 3.2 V
Shutdown	-	Shutdown	0 V	0 V	0 V	3.2 - 4.2 V	> 3.2 V




**Figure 3: Evaluation Board Schematic**

**PERFORMANCE DATA PLOTS:**  
 (R99 waveform at 1747.5 MHz and 50 Ω)


**Figure 4: WCDMA Gain (dB) over Temperature**  
 ( $V_{batt} = V_{CC} = 3.4\text{ V}$ )




**Figure 5: WCDMA Gain (dB) over Voltage**  
 ( $T_c = 25\text{ °C}$ )




**Figure 6: WCDMA PAE (%) over Temperature**  
 ( $V_{batt} = V_{CC} = 3.4\text{ V}$ )




**Figure 7: WCDMA PAE (%) over Voltage**  
 ( $T_c = 25\text{ °C}$ )




**Figure 8: WCDMA ACLR1 (dBc) over Temperature**  
 ( $V_{batt} = V_{CC} = 3.4\text{ V}$ )



**Figure 9: WCDMA ACLR1 (dBc) over Voltage**  
 ( $T_c = 25\text{ °C}$ )



PACKAGE OUTLINE



SYMBOL	MILLIMETERS			INCHES			NOTE
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
A	0.91	1.03	1.13	0.035	0.041	0.044	-
A1	PLEASE REFER TO LAMINATE CONTROL DRAWING						-
b	0.32	0.35	0.40	0.013	0.014	0.016	3
c	-	0.10	-	-	0.004	-	-
D	2.88	3.00	3.12	0.113	0.118	0.123	-
D1	1.45	1.50	1.57	0.057	0.059	0.062	3
E	2.88	3.00	3.12	0.113	0.118	0.123	-
E1	2.70	2.75	2.85	0.106	0.108	0.112	3
e	0.60			0.024			3
L	0.32	0.35	0.40	0.013	0.014	0.016	3

NOTES:

1. CONTROLLING DIMENSIONS: MILLIMETERS
2. UNLESS SPECIFIED TOLERANCE= $\pm 0.076 [0.003]$ .
3. PADS (INCLUDING CENTER) SHOWN UNIFORM SIZE FOR REFERENCE ONLY. ACTUAL PAD SIZE AND LOCATION WILL VARY WITHIN MIN. AND MAX. DIMENSIONS ACCORDING TO SPECIFIC LAMINATE DESIGN.
4. UNLESS SPECIFIED DIMENSIONS ARE SYMMETRICAL ABOUT CENTER LINES SHOWN.
5. LAMINATE CONTROL DRAWING SPECIFIED BY PART NUMBER.

Figure 10: M45 Package Outline - 10 Pin 3 mm x 3 mm x 1 mm Surface Mount Module

TOP BRAND





Figure 11: Branding Specification - M45 Package



PCB AND STENCIL DESIGN GUIDELINE



**NOTES:**

- (1) OUTLINE DRAWING REFERENCE: P8002478\_E
- (2) UNLESS SPECIFIED DIMENSIONS ARE SYMMETRICAL ABOUT CENTER LINES SHOWN.
- (3) DIMENSIONS IN MILLIMETERS.
- (4) VIAS SHOWN IN PCB METAL VIEW ARE FOR REFERENCE ONLY. NUMBER & SIZE OF THERMAL VIAS REQUIRED DEPENDENT ON HEAT DISSIPATION REQUIREMENT AND THE PCB PROCESS CAPABILITY.
- (5) RECOMMENDED STENCIL THICKNESS: APPROX. 0.150mm (6 Mils)





Figure 12: Recommended PCB Layout Information



**ORDERING INFORMATION**

ORDER NUMBER	TEMPERATURE RANGE	PACKAGE DESCRIPTION	COMPONENT PACKAGING
AWT6624RM45Q7	-30 °C to +90 °C	RoHS-Compliant 10 Pin 3 mm x 3 mm x 1 mm Surface Mount Module	Tape and Reel, 2500 pieces per Reel
AWT6624RM45P9	-30 °C to +90 °C	RoHS Compliant 10 Pin 3 mm x 3 mm x 1 mm Surface Mount Module	Partial Tape and Reel



**ANADIGICS, Inc.**  
 141 Mount Bethel Road  
 Warren, New Jersey 07059, U.S.A.  
 Tel: +1 (908) 668-5000  
 Fax: +1 (908) 668-5132

URL: <http://www.anadigics.com>

**IMPORTANT NOTICE**

ANADIGICS, Inc. reserves the right to make changes to its products or to discontinue any product at any time without notice. The product specifications contained in Advanced Product Information sheets and Preliminary Data Sheets are subject to change prior to a product's formal introduction. Information in Data Sheets have been carefully checked and are assumed to be reliable; however, ANADIGICS assumes no responsibilities for inaccuracies. ANADIGICS strongly urges customers to verify that the information they are using is current before placing orders.

**WARNING**

ANADIGICS products are not intended for use in life support appliances, devices or systems. Use of an ANADIGICS product in any such application without written consent is prohibited.