


μPA672T

The μPA672T is a super-mini-mold device provided with two MOS FET elements. It achieves high-density mounting and saves mounting costs.


FEATURES

- Two MOS FET circuits in package the same size as SC-70
- Automatic mounting supported

PACKAGE DIMENSIONS (in millimeters)



PIN CONNECTION



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C)

PARAMETER	SYMBOL	TEST CONDITIONS	RATINGS	UNIT
Drain to Source Voltage	V _{DSS}		50	V
Gate to Source Voltage	V _{GSS}		±7.0	V
Drain Current (DC)	I _{D(DC)}		100	mA
Drain Current (pulse)	I _{D(pulse)}	PW ≤ 10 ms, Duty Cycle ≤ 50 %	200	mA
Total Power Dissipation	P _T		200 (Total)	mW
Channel Temperature	T _{ch}		150	°C
Storage Temperature	T _{stg}		-55 to +150	°C

μPA672T

ELECTRICAL CHARACTERISTICS (T_A = 25 °C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Drain Cut-off Current	I _{DSS}	V _{DS} = 50 V, V _{GS} = 0			10	μA
Gate Leakage Current	I _{GSS}	V _{GS} = ±7.0 V, V _{DS} = 0			±5.0	μA
Gate Cut-off Voltage	V _{GS(off)}	V _{DS} = 3.0 V, I _D = 1.0 μA	0.7	1.0	1.5	V
Forward Transfer Admittance	y _{fs}	V _{DS} = 3.0 V, I _D = 10 mA	20			mS
Drain to Source On-State Resistance	R _{DS(on)1}	V _{GS} = 2.5 V, I _D = 10 mA		20	40	Ω
Drain to Source On-State Resistance	R _{DS(on)2}	V _{GS} = 4.0 V, I _D = 10 mA		15	20	Ω
Input Capacitance	C _{iss}	V _{DS} = 3.0 V, V _{GS} = 0, f = 1.0 MHz		6		pF
Output Capacitance	C _{oss}			8		pF
Reverse Transfer Capacitance	C _{rss}			1.2		pF
Turn-On Delay Time	t _{d(on)}	V _{DD} = 3 V, I _D = 20 mA, V _{GS(on)} = 3 V, R _G = 10 Ω, R _L = 120 Ω		9		ns
Rise Time	t _r			50		ns
Turn-Off Delay Time	t _{d(off)}			20		ns
Fall Time	t _f			40		ns

SWITCHING TIME MEASUREMENT CIRCUIT AND CONDITIONS

