

2.4W Stereo Audio Power Amplifier (with Gain Setting) & Capfree Headphone Driver

Features

- Operating Voltage
 - $HV_{DD} = 3.0 \sim 3.6 V$
 - $-V_{pp} = 4.5 \sim 5.5 V$
- No Output Capacitor at Headphone Amplifier Required
- Meeting VISTA Requirement
- Low Distortion

AMP Mode

- THD+N=56dB, at $V_{DD} = 5V$, $R_1 = 4W$, $P_0 = 1.5W$
- THD+N=64dB, at $V_{DD} = 5V$, $R_{L} = 8W$, $P_{O} = 0.9W$

HP Mode

- THD+N=73dB, at HV_{DD}=3.3V, R_L=16W
 P_o=125mW
- THD+N=77dB, at HV_{DD}=3.3V, R_L =32W, P_o =88mW
- THD+N=85dB, at HV $_{\rm DD}$ =3.3V, R $_{\rm L}$ =10kW, V $_{\rm O}$ =1.7Vrms
- Output Power at 1% THD+N
 - 1.9W, at V_{DD} = 5V, AMP Mode, R_L = 4W
 - 1.2W, at V_{DD} = 5V, AMP Mode, R_{L} = 8W
- at 10% THD+N
 - -2.4W at $V_{DD} = 5V$, AMP Mode, $R_{L} = 4W$
 - -1.5W at $V_{DD} = 5V$, AMP Mode, $R_1 = 8W$
- Depop Circuitry Integrated
- Internal 19-Steps Gain Setting for Flexible Application
- Thermal Shutdown Protection and Over-Current Protection Circuitry
- High Supply Voltage Ripple Rejection
- Surface-Mount Packaging
 - TSSOP-28P (with Enhanced Thermal Pad)
 - TQFN5x5-28 (with Enhanced Thermal Pad)
- Lead Free and Green Devices Available (RoHS Compliant)

General Description

The APA2057A is a monolithic integrated circuit, which combines a stereo power amplifier and a stereo output capacitor-less headphone amplifier. The stereo power amplifier provides 19-steps gain setting for flexible application. The headphone amplifier is ground-reference output, and doesn't need the output capacitors for DC blocking. The advantages of eliminating the output capacitor are saving cost, PCB's space, and component height.

Both the de-pop circuitry and the thermal shutdown protection circuitry are integrated in the APA2057A, which reduces pops and clicks noise during power on/ off and in shutdown mode. Thermal shutdown protects the chip from being destroyed by over-temperature failure. To simplify the audio system design in notebook computer applications, the APA2057A provides the internal gain setting, and these features can minimize components and PCB area.

The APA2057A is available in both TSSOP-28P and TQFN5x5-28 packages. Both packages are characterized by space saving and thermal efficiency.


Applications

- Note Book PCs
- LCD Monitor

ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.




Ordering and Marking Information



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Pin Configuration



= Thermal Pad (connected the Thermal Pad to GND plane for better heat dissipation)

Absolute Maximum Ratings (Note 1)

(Over operating free-air temperature range unless otherwise noted.)

Symbol	Parameter	Rating	Unit
V _{DD}	Supply Voltage (PVDD, CVDD, VDD)	-0.3 to 6	V
$HV_{DD,}$	Supply Voltage (HVDD)	-0.3 10 6	
V _{SS}	Supply Voltage (VSS)	+0.3 to -6	V
V _{SET} , V _{AMP_EN} , V _{HP_EN}	Input Voltage	0 to V _{DD} +0.3V	
T _A	Operating Ambient Temperature Range	-40 to 85	°C
T _J Maximum Junction Temperature		150	°C



Absolute Maximum Ratings (Cont.) (Note 1)

(Over operating free-air temperature range unless otherwise noted.)

Symbol	Parameter	Rating	Unit
T _{STG}	Storage Temperature Range	-65 to +150	°C
T _{SDR}	Maximum Lead Soldering Temperature, 10 Seconds	260	°C
P _D	Power Dissipation	Internally Limited	W

Note 1 : Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
	Thermal Resistance - Junction to Ambient (Note 2)		
θ_{JA}	TSSOP-2	8P 45	°C/W
	TQFN5x5	-28 43	

Note 2:3.42 in² printed circuit board with 2OZ trace and copper through 10 vias of 15mil diameter vias. The thermal pad on the TSSOP-28P & TQFN-28 packages with solder on the printed circuit board.

Recommended Operating Conditions

Symbol	Parameter	Range	Unit		
V_{DD}	Supply Voltage		4.5 ~ 5.5	V	
HV_{DD}	Supply Voltage		3.0 ~ 3.6	V	
V _{IH}	High Level Threshold Voltage AMP_EN, HP_EN		2 ~	V	
V_{IL}	Low Level Threshold Voltage	AMP_EN, HP_EN	~ 0.8	V	
Vicm	Common Mode Input Voltage	for Amplifier	~ V _{DD} -1	V	
VICITI	Common wode input voltage	for Headphone Amplifier	~ HV _{DD} -1	V	
		Shutdown	~ 0.8		
V_{SET}	Input Voltage	Gain Setting	2 ~ 4.2	V	
		Fix Gain	4.5 ~		

Electrical Characteristics

 $V_{DD} = 5V, \ HV_{DD} = 3.3V, \ GND = PGND = CPGND = 0V, \ T_A = 25^{\circ}C \ (unless \ otherwise \ noted).$

Cumbal	Parameter	Test Conditions		APA2057A	1	Unit
Symbol	Parameter	Test Conditions	Min. T		Max.	Unit
V_{DD}	Supply Voltage		4.5	-	5.5	V
HV_{DD}	Headphone Amplifier Supply Voltage		3.0	-	3.6	V
I_{VDD}	V _{DD} Supply Current	Only Speaker mode,	-	17.5	29	
I _{HVDD}	H _{VDD} Supply Current	$\overline{AMP_EN} = HP_EN = 0V$	-	0.15	1	
I _{VDD}	V _{DD} Supply Current	Only Headphone mode,	-	12	20	mA
I _{HVDD}	H _{VDD} Supply Current	$HP_EN = \overline{AMP_EN} = 5V$	-	3	5	IIIA
I_{VDD}	V _{DD} Supply Current	All Enable, HP_EN=5V and	-	20	35	
I _{HVDD}	H _{VDD} Supply Current	AMP_EN = 0V	-	3	5	



Electrical Characteristics (Cont.)

 $V_{DD} = 5V$, $HV_{DD} = 3.3V$, GND = PGND = CPGND = 0V, $T_A = 25$ °C (unless otherwise noted).

0	B		1 O am distance		APA2057	4	11-11
Symbol	Parameter	les	t Conditions	Min.	Тур.	Max.	Unit
I _{SD(HVDD)}	HV _{DD} Shutdown Current	SET OV		-	50	90	
I _{SD(VDD)}	V _{DD} Shutdown Current	SET = 0V		-	1	10	μΑ
I _{AMP_EN}	Input Current	AMP_EN		-	1	-	μΑ
I _{HP_EN}	Input Current	HP_EN		-	10	15	μΑ
SPEAKER M	ODE	•				•	•
		THD+N =1%, f _{in}	=1kHz				
		$R_L = 4\Omega$			1.9	-	
Po	Output Power	$R_L = 8\Omega$		1.0	1.2		w
	'	THD+N =10%, f _{ii}	_n =1kHz		0.4		
		$R_L = 4\Omega$		1.3	2.4 1.5	-	
V _{os}	Output Offset Voltage	$R_L = 8\Omega$	0.EdD	1.3	1.5	10	mV
Vos	Output Offset Voltage	$R_L = 8\Omega$, Gain =1 $f_{in} = 1kHz$	0.5ub	+ -		10	1117
THD+N	Total Harmonic Distortion	$P_0 = 1.5W, R_L = 4$	10	_	0.15	_	%
1112111	Plus Noise	$P_0 = 1.5W, R_L = 452$ $P_0 = 0.9W, R_L = 8\Omega$			0.06		/0
			2μF, R _L =8Ω, P _O =0.92W	-	80	-	
Crosstalk	Channel Separation		2μ F, R _L =4Ω, P _O =1.5W	-	83	-	dB
PSRR	Power Supply Rejection Ratio	C _B =2.2μF, R _L =8	3Ω , $f_{in} = 120Hz$	-	70	-	dB
S/N		P _O =0.8W, R _L =8	$P_{O} = 0.8W$, $R_{L} = 8\Omega$, A-weighting Filter		90	-	dB
Vn	Noise Output Voltage	Gain =10.5dB, R_L =8 Ω , C_B =2.2 μ F		-	80	-	μV (rms)
HEADPHONE	MODE					,	
		THD+N = 1%, f _{in}	=1kHz				
		$R_L = 16\Omega$			160	-	
Po	Output Power	$R_L = 32\Omega$		100	120		mW
	<u>'</u>	THD+N = 10%, f	_{in} =1kHz				
		R _L =16Ω		150	200	-	
-		R _L =32Ω	THD+N=10%	150	165		
Vo	Output Voltage Swing	$R_L=10k\Omega$	THD+N=1%	-	2.9	-	Vrms
Vos	Output Offset Voltage	R _L =32Ω	1	-10	2.4	+10	mV
703	Output Onset Voltage	$f_{in} = 1kHz$		10		110	1117
			400				
THD+N	Total Harmonic Distortion Plus Noise	$P_0 = 125 \text{mW}, R_1$		-	0.02 0.02	-	%
	1 lus Noise	$P_0 = 88 \text{mW}, R_L = 32 \Omega$			0.005		
		$V_0=1.7Vrms, R_L=10k\Omega$					
		$f_{in} = 1kHz, R_L = 16$		-	80	-	1
Crosstalk	Channel Separation	$f_{in} = 1kHz, R_L = 32\Omega, P_O = 88mW$		-	85	-	dB
		$f_{in} = 1kHz, R_L = 10$	$k\Omega$, $V_0 = 1.7 V rms$	-	105	-	
PSRR	Power Supply Rejection Ratio	$C_B = 2.2 \mu F, R_L = 3$	32Ω, f _{in} =120Hz	-	80	-	dB



Electrical Characteristics (Cont.)

 V_{DD} = 5V, HV_{DD} = 3.3V, GND = PGND = CPGND = 0V, T_A = 25°C (unless otherwise noted).

0	B	Tank On wilding		APA2057	4	1124
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
HEADPHONE MODE	(CONT.)					
		With A-weighting Filter				
S/N		$P_0 = 70$ mW, $R_L = 32\Omega$	-	95	-	dB
		$V_0 = 1.2 V \text{rms}, R_L = 10 \text{k}\Omega$		92		
Vn	Noise Output Voltage	C _B =2.2μF	-	30	-	μV (rms)
Rf	Input Feedback Resistance		38	40	42	kΩ
CHARGE PUMP						
Fosc	Switching Frequency		460	540	620	kHz
CV _{ss}	Charge Dump Output Voltage (CVSS)	No load	-	-0.98 V _{DD}	-	V
Req	Charge Pump Requirement Resistance		-	9	12	Ω
BEEP						
Vbeep	Beep Trigger Level		-	3	-	V_{PP}
T _{RES}	Beep Response Time		-	4	-	ms
ATTENUATION	•		•	•		•
	HP Disable	$R_L = 32\Omega$, $V_O = 1.1V$ rms, $f_{in} = 1$ kHz	-	115	-	dB
All (III _LIV)	Attenuation	$R_L = 10k\Omega$, $V_O = 1.1Vrms$, $f_{in} = 1kHz$	-	85	-	dB
Au (AND EN)	AMP Disable	$R_L = 8\Omega$, $V_O = 2Vrms$, $f_{in} = 1kHz$	-	112	-	dB
Att (AMP_EN)	Attenuation	$R_L = 4\Omega$, $V_O = 2Vrms$, $f_{in} = 1kHz$	-	112	-	dB
Att_SD (HP_EN)	Shutdown Active	R_L = 10k Ω on the Headphone Mode, V_O = 1.1Vrms, f_{in} = 1kHz	-	90	-	dB
Att_SD(AMP_EN)	Shutdown Active	R_L = 8Ω on the AMP Mode, V_O = 1Vrms, f_{in} = 1kHz	-	100	-	dB
HEADPHONE TO SE	PEAKER CROSSTALK					
Crosstalk	Channel Separation	$\overline{AMP_EN}$ = 0V, R _L = 8 Ω HP_EN = 5V, R _L = 16 Ω , f _{in} = 1kHz,		85	-	dB
CDEAKED TO LIE	DUONE CROSSTALLS	P ₀ = 125mW	ļ	ļ	ļ	
SPEAKER TO HEAD	PHONE CROSSTALK	LID EN SV.D. 4010	1			
Crosstalk	Channel Separation	$\frac{\text{HP_EN} = 5\text{V}, \ \text{R}_{\text{L}} = 10\text{k}\Omega}{\text{AMP_EN} = 0\text{V}, \ \text{R}_{\text{L}} = 4\Omega, \ \text{f}_{\text{in}} = 1\text{kHz},}$ $\text{P}_{\text{O}} = 1.5\text{W}$	-	80	-	dB
AMPLIFIER START-	UP TIME	1	1	1	1	l
T _{start-up}	Start-Up Time		l -	120	-	msec
- start-up	1				1	



Gain Setting Table _AMP Mode

 $(V_{DD}=5V)$

Coin (dB)	Input Vol	tage (V _{SET})	Hystorosis (m)/)	Recommended
Gain (dB)	Low (V)	High (V)	Hysteresis (mV)	Voltage (V)
-70	0	2.00	SD	0.00
-7	2.04	2.12	47	2.08
-5	2.15	2.24	36	2.20
-3	2.28	2.35	41	2.31
-1	2.39	2.47	41	2.43
1	2.51	2.58	35	2.54
3	2.62	2.70	41	2.66
4	2.74	2.81	48	2.78
5	2.86	2.92	43	2.89
6	2.97	3.04	47	3.01
7	3.09	3.15	45	3.12
8	3.21	3.27	54	3.24
9	3.33	3.39	59	3.36
10	3.45	3.51	64	3.48
11	3.56	3.62	53	3.59
12	3.68	3.73	59	3.70
13	3.80	3.85	66	3.82
14	3.92	3.96	69	3.94
15	4.02	4.07	64	4.05
16	4.15	4.17	76	4.16
10.5	4.26	5.00	94	5.00





Recommend Resistance's Value for Gain Setting


Gain (dB)	R1 (1%)	R# (1%)
-70	10k	0
-7	18k	13k
-5	20k	16k
-3	18k	16k
-1	16k	15k
1	15k	16k
3	13k	15k
4	24k	30k
5	13k	18k
6	13k	20k
7	13k	22k
8	16k	30k
9	13k	27k
10	13k	30k
11	15k	39k
12	13k	39k
13	13k	43k
14	13k	50k
15	15k	68k
16	13k	68k
10.5	10k	>90k





Typical Operating Characteristics










































































































































































Shutdown Current vs. Supply Voltage




Power Dissipation vs. Output Power




Power Dissipation vs. Output Power



Output Power vs. Load Resistance




Output Power vs. Load Resistance & Charge Pump Capacitance







Input Resistance vs. Amplifier's Gain






Operating Waveforms






20ms/div

Output Transient at Turn Off



Output Transient at Shutdown Active



20ms/div




Pin Description

P	PIN			
N	Ю.	NAME	FUNCTION	
TSSOP-28	TQFN5x5-28			
1	25	VDD	Power supply for control section	
2	26	GND	Ground	
3	27	INR_A	Right channel input terminal for speaker amplifier	
4	28	INR_H	Right channel input terminal for headphone driver	
5	1	INL_A	Left channel input terminal for speaker amplifier	
6	2	INL_H	Left channel input terminal for headphone driver	
7,23	3,19	PGND	Power ground	
8	4	LOUT+	Left channel positive output for speaker	
9	5	LOUT-	Left channel negative output for speaker	
10,20	6,16	PVDD	Power amplifier power supply	
11	7	CVDD	Charge pump power supply	
12	8	CP+	Charge pump flying capacitor positive connection	
13	9	CGND	Charge pump ground	
14	10	CP-	Charge pump flying capacitor negative connection	
15	11	CVSS	Charge pump output, connect to the "HVSS"	
16	12	HVSS	Headphone amplifier negative power supply	
17	13	HP_R	Right channel output for headphone	
18	14	HP_L	Left channel output for headphone	
19	15	HV DD	Headphone amplifier positive power supply	
21	17	ROUT-	Right channel negative output for speaker	
22	18	ROUT+	Right channel positive output for speaker	
24	20	HP_EN	Headphone driver enable pin, pull high to enable headphone mode	
25	21	BIAS	Bias voltage generator	
26	22	SET	It has 19 steps gain setting control from 2.0~4.2V; pull high to 5V is 10.5dB fix gain and pull low to 0V, the APA2057A enter shutdown mode. $I_{SD}=80\mu A$	
27	23	AMP_EN	Speaker driver enable pin, pull low to enable speaker mode	
28	24	BEEP	PC BEEP Trigger signal input	




Block Diagram





Typical Application Circuit





Application Information

Amplifier Mode Operation

The APA2057A has two pairs of operational amplifiers internally, which allows different amplifier configurations.





Figure 1: APA2057A Internal Configuration (each channel)

The OP1 and OP2 are all differential drive configurations. The differential drive configurations doubling the voltage swing on the load. Compare with the single-ending configuration, the differential gain for each channel is 2X (Gain of SE mode).

By driving the load differentially through outputs OUT+ and OUT-, an amplifier configuration commonly referred to all differential mode is established. All differential mode operation is different from the classical single-ended SE amplifier configuration where one side of its load is connected to the ground.

A differential amplifier design has a few distinct advantages over the SE configuration, as it provides differential drive to the load, thus, it is doubling the output swing for a specified supply voltage. The output power can be 4 times greater than the SE amplifier working under the same condition. A differential configuration, similar as the one used in APA2057A, also creates a second advantage over SE amplifiers. Since the differential outputs, ROUT+, ROUT-, LOUT+, and LOUT-, are biased at half-supply, it's not necessary for DC voltage to be across the load. This eliminates the need for an output coupling capacitor which is required in a single supply, SE configuration.

Headphone Mode Operation



Cap-free Headphone amplifier Figure 2: Cap-free Operation

The APA2057A's headphone amplifiers uses a charge pump to invert the positive power supply (CV $_{\rm DD}$) to negative power supply (CV $_{\rm SS}$), see Figure2. The headphone amplifiers operate at this bipolar power supply (HV $_{\rm DD}$ & V $_{\rm SS}$), and the outputs reference refers to the ground. This feature eliminates the output capacitor which is using in conventional single-ended headphone amplifier. The internal supply voltage of the headphone amplifier comes from HV $_{\rm DD}$ and V $_{\rm SS}$. For good AC performance, the HV $_{\rm DD}$ connected to 3.3V is recommended. It can avoid the output over voltage for line out application.

Charge Pump Flying Capacitor

The flying capacitor (C_{CPF}) affects the load transient of the charge pump. If the capacitor's value is too small, and then that will degrade the charge pump's current driver capability and the performance of headphone amplifier.

Increasing the flying capacitor's value will improve the load transient of charge pump. It is recommended to use the low ESR ceramic capacitors (X7R type is recommended) above $1\mu F$.



Charge Pump Output Capacitor

The output capacitor (C_{CPO})'s value affects the power ripple directly at $\text{CV}_{\text{SS}}(\text{V}_{\text{SS}})$. Increasing the value of output capacitor reduces the power ripple. The ESR of output capacitor affects the load transient of $\text{CV}_{\text{SS}}(\text{V}_{\text{SS}})$. Lower ESR and greater than 1 μ f ceramic capacitor (X7R type is recommended) is a recommendation.

Charge Pump Bypass Capacitor

The bypass capacitor (C_{CPB}) relates with the charge pump switching transient. The capacitor's value is the same as flying capacitor (1µF). Place it close to the CV_{DD} and PGND.

Headphone Detection Input




Figure 3 HPD Configurations

The HP_EN will detect the voltage. If the voltage is less than 0.8V, the headphone amplifiers will be disabled; if the voltage is greater than 2V, the headphone amplifier will be enabled.

In Figure 3, phone-jack with the control pin is used and connected to the HP_EN input from control pin. When a headphone plug is inserted, the HP_EN will pull high internally which enables headphone amplifiers; without headphone plug, the HP_EN is pulled to the GND.

Operation Mode

The APA2057A amplifier has two pairs of independent amplifier. One for stereo speaker is BTL structure, and the other for headphone is cap-less structure. Each pair has independent input pin; INR_A and INA_L are for stereo speaker drivers, and INR_H and INL_H are for stereo headphone drivers.

- Amplifier mode operation: Pull low the AMP_EN control pin can enable the stereo speaker driver.
- Headphone mode operation: Pull high the HP_EN control pin can enable the cap-less headphone

drive.

- Both amplifier and headphone "ON" mode: Pull low the AMP_EN and pull high the HP_EN control pins, then turn on both speaker drivers and headphone drivers
- Both amplifier and headphone "OFF" mode: Pull high the AMP_EN and pull low the HP_EN control pins, then turn off both speaker drivers and headphone drivers

If the AMP_EN and HP_EN are connected together, this pin will be connected to headphone jack's control pin (Figure 3), the APA2057A is switchable between "Amplifier mode (Headphone mute), or Headphone mode (Amplifier mute).

Gain Setting

The gain for speaker drivers can be adjusted by applying DC voltage to SET pin. The APA2057A control consists of 19 step gain settings from 2.0V to 4.2V, and the gain is from -7dB to 16dB. Each gain step corresponds to a specific input voltage range, as shown in "Gain Setting Table". To minimize the effect of noise on the gain setting control, which can affect the selected gain level, hysteresis and clock delay are implemented. For the highest accuracy, the voltage shown in the "recommended voltage" column of the table is used to select a desired gain. This recommended voltage is exactly halfway between the two nearest transitions. The amount of hysteresis corresponds to half of the step width, as shown in Figure 4. Apply 0V to SET pin will place the APA2057A into shutdown mode, and when SD =5V, it allows the speaker driver at a fixed gain (A,=10.5dB).




Figure 4: APA2057A Gain setting vs. SET pin Voltage



Gain Setting (Cont.)

For headphone driver, the internal feedback resistor is $40k\Omega$ ($R_{\text{f(HP)}}$ external, 10% variation by process), therefore, the headphone driver's gain is set by the input resistor ($R_{\text{i(HP)}}$ external), the Table 1 lists the reference gain settings with external resistor for headphone driver (HP Mode).

HP Mode Gain Setting Table for Reference					
$R_{i(HP)}$,external (k Ω)	${^*R_{f(HP)}}$,internal $(k\Omega)$	HP OUT (V/V)	HP Gain(dB)		
62	40	0.65	-3.8		
50	40	0.80	-1.9		
39	40	1.03	0.2		
30	40	1.33	2.5		
24	40	1.67	4.4		
20	40	2.00	6.0		

^{*}The internal Rf's value has 10% variation by process.

Table 1: Gain Setting Table for Reference

Input Capacitor, C.

In the typical application, an input capacitor, C_i , is required to allow the amplifier to bias the input signal to the proper DC level for optimum operation. In this case, C_i and the minimum input impedance R_i from a high-pass filter with the corner frequency are determined by the following equation:

Fc (highpass) =
$$\frac{1}{(2\pi R_{i(MIN)} \times C_i)}$$
 (1)

The value of C_i must be considered carefully because it directly affects the low frequency performance of the circuit. Consider the example where R_i is $10k\Omega$ and the specification calls for a flat bass response down to 10Hz. Equation is reconfigured as below:

$$C_{i} = \frac{1}{(2\pi R_{i}Fc)} \tag{2}$$

When the input resistance variation is considered, the C_i is $1.6\mu F$, so a value in the range of $2.2\mu F$ to $3.3\mu F$ would be chosen. A further consideration for this capacitor is the leakage path from the input source through the input network $(R_i + R_i, C_i)$ to the load. This leakage current creates a DC offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifiers' input becaue the DC level of the amplifiers' input is held at $V_{DD}/2$. Please note that it

is important to confirm the capacitor polarity in the application.

Note: The headphone dirver's input is ground reference, so please check the $C_{\text{\tiny I(HP)}}$'s polarized at design.

Effective Bias Capacitor, C.

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection.

The capacitor location on both the bypass and power supply pins should be as close to the device as possible. The effect of a larger bypass capacitor is improved PSRR due to increased 1.8V bias voltage stability. Typical applications employ a 5V regulator with 2.2 μF and a 0.1 μF bypass capacitor, which aids in supply filtering. This does not eliminate the need for bypassing the supply nodes of the APA2057A. The selection of bypass capacitors, especially $C_{_{B}}$, is dependent upon desired PSRR requirements and click-and-pop performance.

Power Supply Decoupling, C

The APA2057A is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD+N) is as low as possible. Power supply decoupling also prevents the oscillations being caused by long lead length between the amplifier and the speaker. The optimum decoupling is achieved by using two different types of capacitor that target on different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalentseries-resistance (ESR) ceramic capacitor, typically $0.1\mu F$, is placed as close as possible to the device V_{DD} lead works best (the pin1 (V_{DD}) and pin2 (GND)'s capacitor must short less than 1cm). For filtering lower-frequency noise signals, a large aluminum electrolytic capacitor of 10μF or greater is placed near the audio power amplifier is recommended.

Shutdown Function

In order to reduce power consumption while not in use, the APA2057A contains a shutdown pin to externally turn off the amplifier bias circuitry. This shutdown feature turns the amplifier off when a logic low is placed on the SET pin. The trigger point between a logic high and logic



Shutdown Function (Cont.)

low level is typically 2.0V. It is the best to switch between the ground and the supply $V_{\rm DD}$ to provide maximum device performance.

By switching the SET pin to low, the amplifier enters a low-current consumption state, I_{DD} <80 μ A. Even the APA2057A is in the shutdown mode, PC_BEEP will keep detecting circuit. In normal operating, SET pin is pulled to high level to keep the IC out of the shutdown mode. The SET pin should be tied to a definite voltage to avoid unwanted state changes. The wake-up time of shutdown is about 150ms, and the shutdown release's pop is caused by the operational amplifier's offset.

PC-BEEP Detection

The APA2057A integrates a PCBEEP circuit detection for notebook PC using. When PC-BEEP signal drives to PCBEEP input pin, PCBEEP mode is active. The APA2057A will turn on speaker drivers and the internal gain is fixed as 0dB. The PCBEEP signal becomes the amplifiers input signal. If the amplifiers in the shutdown mode, it will be out of the shutdown mode whenever PCBEEP mode is enabled. The APA2057A will return to previous setting when it is out of the PC BEEP mode. The input impedance is $100k\Omega$ on PCBEEP input pin.

Speaker Driver Amplifier Efficiency

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. The following equations are the basis for calculating amplifier efficiency.

Efficiency =
$$\frac{P_O}{Psup}$$
 (3)

Where

$$P_{O} = \frac{V_{O} \text{rms} * V_{O} \text{rms}}{R_{L}} = \frac{(V_{P} * V_{P})}{2R_{L}}$$
(4)

$$V_{o} rms = \frac{V_{P}}{\sqrt{2}}$$
 (5)

Psup =
$$V_{DD} * I_{DD} (AVG) = V_{DD} * \frac{2V_{P}}{\pi R_{I}}$$
 (6)

Efficiency of a Differential configuration:

$$\frac{P_{O}}{Psup} = \left\{ \frac{(V_{P} * V_{P})}{2R_{L}} \right\} / \left\{ V_{DD} * \frac{2V_{P}}{\pi R_{L}} \right\} = \frac{\pi R_{L}}{4V_{DD}}$$
 (7)

Table 1 calculates efficiencies for four different output

power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a stereo 1W audio system with 8W loads and a 5V supply, the maximum draw on the power supply is almost 3W.

Po (W)	Efficiency (%)	IDD(A)	VPP(V)	PD (W)
0.25	31.25	0.16	2.00	0.55
0.50	47.62	0.21	2.83	0.55
1.00	66.67	0.30	4.00	0.5
1.25	78.13	0.32	4.47	0.35

**High peak voltages cause the THD+N to increase

Table 2. Efficiency vs. Output Power in 5-V/8W Differential Amplifier Systems.

A final point to remember about linear amplifiers is how to manipulate the terms in the efficiency equation to the utmost advantage when possible. Note that in equation, V_{DD} is in the denominator. This indicates that as V_{DD} goes down, efficiency goes up. In other words, using the efficiency analysis to choose the correct supply voltage and speaker impedance for the application.

Power Dissipation

Whether the power amplifier is operated in BTL or SE modes, power dissipation is a major concern. Equation 8 states the maximum power dissipation point for a SE mode operating at a given supply voltage and driving a specified load.

SE mode:
$$P_{D,MAX} = \frac{V_{DD}^2}{2\pi^2 R_L}$$
 (8)

In BTL mode operation, the output voltage swing is doubled as in SE mode. Thus, the maximum power dissipation point for a BTL mode operating at the same given conditions is 4 times as in SE mode.

BTL mode:
$$P_{D,MAX} = \frac{4V_{DD}^2}{2\pi^2 R_L}$$
 (9)

Since the APA2057A is a dual channel power amplifier, the maximum internal power dissipation is 2 times that both of equations depending on the mode of operation. Even with this substantial increasing in power dissipation, the APA2057A does not require extra heatsink. The power



Power Dissipation (Cont.)

dissipation from equation 9, assuming a 5V-power supply and an 8Ω load, must not be greater than the power dissipation that results from the equation 9:

$$P_{D,MAX} = \frac{T_{J,MAX} - T_A}{\theta_{JA}}$$
 (10)

For TSSOP-28 package with thermal pad, the thermal resistance (θ_{JA}) is equal to 45°C/W.

Since the maximum junction temperature $(T_{J,MAX})$ of APA2057A is 150°C and the ambient temperature (T_A) is defined by the power system design, the maximum power dissipation that the IC package is able to handle can be obtained from equation10. Once the power dissipation is greater than the maximum limit $(P_{D,MAX})$, either the supply voltage (V_{DD}) must be decreased, the load impedance (R_L) must be increased or the ambient temperature should be reduced.

Thermal Pad Consideration

The thermal pad must be connected to the ground. The package with thermal pad of the APA2057A requires special attention on thermal design. If the thermal design issues are not properly addressed, the APA2057A 4Ω will go into thermal shutdown when driving a 4Ω load. The thermal pad on the bottom of the APA2057A should be soldered down to a copper pad on the circuit board. Heat can be conducted away from the thermal pad through the copper plane to ambient. If the copper plane is not on the top surface of the circuit board, 8 to 10 vias of 15 mil or smaller in diameter should be used to thermally couple the thermal pad to the bottom plane. For good thermal conduction, the vias must be plated through and solder filled. The copper plane used to conduct heat away from the thermal pad should be as large as practical.

If the ambient temperature is higher than 25°C, a larger copper plane or forced-air cooling will be required to keep the APA2057A junction temperature below the thermal shutdown temperature (150°C).

In higher ambient temperature, higher airflow rate and/or larger copper area will be required to keep the IC out of thermal shutdown. See Demo Board Circuit Layout as an example for PCB layout.




Figure 5: TSSOP-28P Layout Recommendation

Thermal Consideration

Linear power amplifiers dissipate a significant amount of heat in the package under normal operating conditions. In the Power Dissipation vs. Output Power graph, the APA2057A is operating at a 5V supply and a 4Ω speaker that 2W output power peaks are available. The vertical axis gives the information of power dissipation ($P_{\rm D}$) in the IC with respect to each output driving power ($P_{\rm O}$) on the horizontal axis.

This is valuable information when attempting to estimate the heat dissipation of the IC requirements for the amplifier system.

Using the power dissipation curves for a 5V/4 Ω system, the internal dissipation in the APA2057A and maximum ambient temperatures is shown in Table 3.

Peak output	Average output	Power dissipation	Max. T _A (°C)
power (W)	power (W)		With thermal pad
2	1.95	1.25	37
2	1.17	1.25	37
2	0.74	1.19	43
2	0.43	1.05	55
2	0.19	0.8	78

Table 3: APA2057A Power information, 5V/4 Ω , Stereo, Differential mode



Thermal Consideration (Cont.)

Package	ALP
TSSOP-28	45°C/W
TQFN -28	43°C/W

Table 4: Thermal resistance Table

This parameter is measured with the recommended copper heat sink pattern on a 2-layer PCB, 23cm² in 5. 7mmx4mm in PCB, 2oz. Copper, 100mm² coverage. Airflow 0 CFM the maximum ambient temperature depends on the heat sink ability of the PCB system.

To calculate maximum ambient temperatures, first consideration is that the numbers from the dissipation graphs are per channel values, so the dissipation of the IC heat needs to be doubled for two-channel operation.

Given θ_{JA} , the maximum allowable junction temperature $(T_{J,Max})$, and the total internal dissipation (P_D) , the maximum ambient temperature can be calculated with the following equation. The maximum recommended junction temperature for the APA2057A is 150°C. The internal dissipation figures are taken from the Power Dissipation vs. Output Power graph.

$$T_{A,Max} = T_{J,Max} - \theta_{JA} P_{D}$$
 (11)

 $150 - 45(0.8x2) = 78^{\circ}C$ (with thermal pad)


NOTE: Internal dissipation of 0.8W is estimated for a 2W system with 15-dB headroom per channel.

Table 3 shows that for some applications, no airflow is required to keep junction temperatures in the specified range. The APA2057A is designed with a thermal shutdown protection that turns the device off when the junction temperature surpasses 150°C to prevent IC from damage. The information in table 3 was calculated for maximum listen volume with limited distortion. When the output level is reduced, the numbers in the table change significantly. Also, using 8Ω speakers will dramatically increase the thermal performance by increasing amplifier efficiency.



Package Information

TSSOP-28P



S		TSSOP-28P				
SYMBOL	MILLIM	ETERS	INCHES			
O L	MIN.	MAX.	MIN.	MAX.		
Α		1.20		0.047		
A1	0.05	0.15	0.002	0.006		
A2	0.80	1.05	0.031	0.041		
b	0.19	0.30	0.007	0.012		
С	0.09	0.20	0.004	0.008		
D	9.60	9.80	0.378	0.386		
D1	4.50	6.00	0.177	0.236		
Е	6.20	6.60	0.244	0.260		
E1	4.30	4.50	0.169	0.177		
E2	2.50	3.50	0.098	0.138		
е	0.65 BSC		0.02	6 BSC		
L	0.45	0.75	0.018	0.030		
θ	0°	8°	0°	8°		


Note: 1. Followed from JEDEC MO-153 AET.

- 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.
- 3. Dimension "E1" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.



Package Information

TQFN5x5-28




Ş	TQFN5x5-28			
S¥ MBO P	MILLIM	MILLIMETERS		HES
2	MIN.	MAX.	MIN.	MAX.
Α	0.70	0.80	0.028	0.031
A1	0.00	0.05	0.000	0.002
АЗ	0.20 REF		0.00	8 REF
b	0.18	0.30	0.007	0.012
D	4.90	5.10	0.193	0.201
D2	3.50	3.80	0.138	0.150
Е	4.90	5.10	0.193	0.201
E2	3.50	3.80	0.138	0.150
е	0.50 BSC		0.02	0 BSC
L	0.35	0.45	0.014	0.018
K	0.20		0.008	

Note: 1. Followed from JEDEC MO-220 WHHD-3.



Carrier Tape & Reel Dimensions



Application	Α	Н	T1	С	d	D	W	E1	F
	330.0 ₤.00	50 MIN.	16.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	16.0 ± 0.30	1.75 ±0.10	7.50 ± 0.10
TSSOP-28P	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.00 ± 0.10	8.00 ± 0.10	2.00 ± 0.10	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	6.9 ± 0.20	10.20. ± 0.20	1.50 ±0.20
Application	Α	Н	T1	С	d	D	W	E1	F
	330.0 ₤.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 £ 0.30	1.75 ±0.10	5.5 ± 0.10
TQFN5x5-28	P0	P1	P2	D0	D1	T	A0	В0	K0
	4.0 ±0.10	8.0 ± 0.10	2.0 ± 0.10	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	5.35 ±0.20	5.35 ± 0.20	1.30 ± 0.20

(mm)


Devices Per Unit

Package Type	Unit	Quantity
TSSOP- 28P	Tape & Reel	2000
TQFN5x5-28	Tape & Reel	2500




Taping Direction Information

TSSOP-28P




TQFN5x5-28





Classification Profile



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly	
Preheat & Soak Temperature min (T _{smin}) Temperature max (T _{smax}) Time (T _{smin} to T _{smax}) (t _s)	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds	
Average ramp-up rate (T _{smax} to T _P)	3 °C/second max.	3°C/second max.	
Liquidous temperature (T _L) Time at liquidous (t _L)	183 °C 60-150 seconds	217 °C 60-150 seconds	
Peak package body Temperature (T _p)*	See Classification Temp in table 1	See Classification Temp in table 2	
Time (t _P)** within 5°C of the specified classification temperature (T _c)	20** seconds	30** seconds	
Average ramp-down rate (T _p to T _{smax})	6 °C/second max. 6 °C/second max		
Time 25°C to peak temperature	6 minutes max.	8 minutes max.	

^{*} Tolerance for peak profile Temperature (Tp) is defined as a supplier minimum and a user maximum.

^{**} Tolerance for time at peak profile temperature (tp) is defined as a supplier minimum and a user maximum.



Classification Reflow Profiles (Cont.)

Table 1. SnPb Eutectic Process - Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm³ ³350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ 125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM 2KV
MM	JESD-22, A115	VMM 200V
Latch-Up	JESD 78	10ms, 1 _{tr} 100mA

Customer Service

Anpec Electronics Corp.

Head Office:

No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel: 886-3-5642000 Fax: 886-3-5642050

Taipei Branch:

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan

Tel: 886-2-2910-3838 Fax: 886-2-2917-3838