83C752/87C752

CMOS single-chip 8-bit microcontroller with A/D, PWM

DESCRIPTION

The Philips 83C752/87C752 offers many of the advantages of the 80C51 architecture in a small package and at low cost.

The 8XC752 Microcontroller is fabricated with Philips high-density CMOS technology. Philips epitaxial substrate minimizes CMOS latch-up sensitivity.

The 8XC752 contains a 2k × 8 ROM (83C752) EPROM (87C752), a 64 × 8 RAM, 21 I/O lines, a 16-bit auto-reload counter/timer, a fixed-priority level interrupt structure, a bidirectional inter-integrated circuit (I2C) serial bus interface, an on-chip oscillator, a five channel multiplexed 8-bit A/D converter, and an 8-bit PWM output.

The onboard inter-integrated circuit (I2C) bus interface allows the 8XC752 to operate as a master or slave device on the I2C small area network. This capability facilitates I/O and RAM expansion, access to EEPROM, processor-to-processor communication, and efficient interface to a wide variety of dedicated I2C peripherals.

The EPROM version of this device, the 87C752, is also available in both quartz-lid erasable and plastic one-time programmable (OTP) packages. Once the array has been programmed, it is functionally equivalent to the masked ROM 83C752. Thus, unless explicitly stated otherwise, all references made to the 83C752 apply equally to the


The 83C752 supports two power reduction modes of operation referred to as the idle mode and the power-down mode.



FEATURES

- · Available in erasable quartz lid or One-Time Programmable plastic packages
- 80C51 based architecture
- Inter-integrated Circuit (I²C) serial bus interface
- Small package sizes
 - 28-pin DIP
- 28-pin PLCC
- · Wide oscillator frequency range
- Low power consumption:
 - Normal operation: less than 11mA @ 5V, 12MHz
 - Idle mode
- Power-down mode
- 2k × 8 ROM (83C752) EPROM (87C752)
- 64 × 8 RAM
- 16-bit auto reloadable counter/timer
- 5-channel 8-bit A/D converter
- 8-bit PWM output/timer
- Fixed-rate timer
- Boolean processor
- CMOS and TTL compatible
- Well suited for logic replacement, consumer and industrial applications

PIN CONFIGURATION



V_{SS} P1.0/ADC0/D0

P3.6/A6 P3.5/A5

83C752/87C752

PART NUMBER SELECTION

ROM	EPROM		TEMPERATURE RANGE °C AND PACKAGE	FREQUENCY	DRAWING NUMBER
	S87C752-1F28	UV	0 to +70, 28-pin Ceramic Dual In-line Package	3.5 to 12MHz	0589B
	S87C752-2F28	UV	-40 to +85, 28-pin Ceramic Dual In-line Package	3.5 to 12MHz	0589B
	S87C752-4F28	UV	0 to +70, 28-pin Ceramic Dual In-line Package	3.5 to 16MHz	0589B
	S87C752-5F28	UV	-40 to +85, 28-pin Ceramic Dual In-line Package	3.5 to 16MHz	0589B
S83C752-1N28	S87C752-1N28	OTP	0 to +70, 28-pin Plastic Dual In-line Package	3.5 to 12MHz	0413B
S83C752-2N28	S87C752-2N28	OTP	-40 to +85, 28-pin Plastic Dual In-line Package	3.5 to 12MHz	0413B
S83C752-4N28	S87C752-4N28	OTP	0 to +70, 28-pin Plastic Dual In-line Package	3.5 to 16MHz	0413B
S83C752-5N28	S87C752-5N28	OTP	-40 to +85, 28-pin Plastic Dual In-line Package	3.5 to 16MHz	0413B
S83C752-1A28	S87C752-1A28	OTP	0 to +70, 28-pin Plastic Leaded Chip Carrier	3.5 to 12MHz	0401F
S83C752-2A28	S87C752-2A28	ОТР	-40 to +85, 28-pin Plastic Leaded Chip Carrier	3.5 to 12MHz	0401F
S83C752-4A28	S87C752-4A28	OTP	0 to +70, 28-pin Plastic Leaded Chip Carrier	3.5 to 16MHz	0401F
S83C752-5A28	S87C752-5A28	OTP	-40 to +85, 28-pin Plastic Leaded Chip Carrier	3.5 to 16MHz	0401F
S83C752-6A28	S87C752-6A28	OTP	-55 to +125, 28-pin Plastic Leaded Chip Carrier	3.5 to 12MHz	0401F
S83C752-6F28	S87C752-6F28	UV	-55 to +125, 28-pin Ceramic Dual In-line Package	3.5 to 12MHz	0589B
S83C752-6N28	S87C752-6N28	ОТР	-55 to +125, 28-pin Plastic Dual In-line Package	3.5 to 12MHz	0413B

NOTE:
1. OTP = One Time Programmable EPROM. UV = UV Erasable EPROM.

BLOCK DIAGRAM PORT 0 DRIVERS vcd I²C CONTRO PWM RAM ADDR REGISTER PORT 0 LATCH PORT 2 LATCH ROM/ EPROM RAM B REGISTER STACK POINTER AÇC PROGRAM ADDRESS REGISTER TMP1 TMP2 BUFFER ALU PCON I2CFG I2STA TCON 12CON 12DAT ΙE THO TLO PC INCRE-MENTER RTH RTL PSW INTERRUPT, SERIAL PORT AND TIMER BLOCKS PROGRAM COUNTER INSTRUCTION REGISTER TIMING RST -AND CONTROL DPTR PORT 1 LATCH PORT 3 LATCH PD OSCILLATOR PORT 1 PORT 3 DRIVERS ADC DRIVERS HDH AVSS AVCC P3.0-P3.7

83C752/87C752

PIN DESCRIPTION

MNEMONIC	PIN NO.	TYPE	NAME AND FUNCTION
V _{SS}	12	1	Circuit Ground Potential.
Vcc	28	1	Supply voltage during normal, idle, and power-down operation.
P0.0-P0.4	8–6 23, 24	1/0	Port 0: Port 0 is a 5-bit bidirectional port. Port 0.0–P0.2 are open drain. Port 0.0–P0.2 pins that have 1s written to them float, and in that state can be used as high-impedance inputs. P0.3–P0.4 are bidirectional I/O port pins with internal pull-ups. Port 0 also serves as the serial I ² C interface. When this feature is activated by software, SCL and SDA are driven low in accordance with the I ² C protocol. These pins are driven low if the port register bit is written with a 0 or if the I ² C subsystem presents a 0. The state of the pin can always be read from the port register by the program. Port 0.3 and 0.4 have internal pull-ups that function identically to port 3. Pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs.
			To comply with the I ² C specification, P0.0 and P0.1 are open drain bidirectional I/O pins with the electrical characteristics listed in the tables that follow. While these differ from "standard TTL" characteristics, they are close enough for the pins to still be used as general-purpose I/O in non-I ² C applications.
	6	1	V _{PP} (P0.2) – Programming voltage input.
	7	l	OE/PGM (P0.1) – Input which specifies verify mode (output enable) or the program mode. OE/PGM = 1 output enabled (verify mode). OE/PGM = 0 program mode.
	8	I	ASEL (P0.0) - Input which indicates which bits of the EPROM address are applied to port 3. ASEL = 0 low address byte available on port 3. ASEL = 1 high address byte available on port 3 (only the three least significant bits are used).
P1.0-P1.7	13–17, 20–22	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. P0.3–P0.4 pins are bidirectional I/O port pins with internal pull-ups. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also serves the special function features of the SC80C51 family as listed below:
	20	!	INTO (P1.5): External interrupt.
	21 22		INT1 (P1.6): External interrupt. T0 (P1.7): Timer 0 external input.
	13–17	i	ADC0 (P1.0)-ADC4 (P1.4): Port 1 also functions as the inputs to the five channel multiplexed A/D converter. These pins can be used as outputs only if the A/D function has been disabled. These pins can be used as inputs while the A/D converter is enabled.
			Port 1 serves to output the addressed EPROM contents in the verify mode and accepts as inputs the value to program into the selected address during the program mode.
P3.0-P3.7	5–1, 27–25	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also functions as the address input for the EPROM memory location to be programmed (or verified). The 11-bit address is multiplexed into this port as specified by P0.0/ASEL.
RST	9	1	Reset: A high on this pin for two machine cycles while the oscillator is running resets the device. An internal diffused resistor to V _{SS} permits a power-on RESET using only an external capacitor to V _{CC} . After the device is reset, a 10-bit serial sequence, sent LSB first, applied to RESET, places the device in the programming state allowing programming address, data and V _{PP} to be applied for programming or verification purposes. The RESET serial sequence must be synchronized with the X1 input.
X1	11	l l	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. X1 also serves as the clock to strobe in a serial bit stream into RESET to place the device in the programming state.
X2	10	0	Crystal 2: Output from the inverting oscillator amplifier.
AV _{CC} ¹	19	ı	Analog supply voltage and reference input.
AVSS 1	18	,	Analog supply and reference ground.

NOTE:

AV_{SS} (reference ground) must be connected to 0V (ground). AV_{CC} (reference input) cannot differ from V_{CC} by more than ±0.2V, and must be in the range 4.5V to 5.5V.

83C752/87C752

CMOS single-chip 8-bit microcontroller

OSCILLATOR CHARACTERISTICS

X1 and X2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, X1 should be driven while X2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

IDLE MODE

The 8XC752 includes the 80C51 power-down and idle mode features. In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals except the A/D and PWM stay active. The functions that continue to run while in the idle mode are Timer 0, the I2C interface including Timer I, and the interrupts. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset. Upon powering-up the circuit, or exiting from idle mode, sufficient time must be allowed for stabilization of the internal analog reference voltages before an A/D conversion is started.

Special Function Registers

The special function registers (directly addressable only) contain all of the 8XC751 registers except the program counter and the four register banks. Most of the 21 special function registers are used to control the on-chip peripheral hardware. Other registers include arithmetic registers (ACC, B, PSW), stack pointer (SP) and data pointer registers (DPH, DPL). Nine of the SFRs are bit addressable.

Data Pointer

The data pointer (DPTR) consists of a high byte (DPH) and a low byte (DPL). In the 80C51 this register allows the access of external data memory using the MOVX instruction. Since the 83C752 does not support MOVX or external memory accesses, this register is generally used as a 16-bit offset pointer of the accumulator in a MOVC instruction. DPTR may also be manipulated as two independent 8-bit registers.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON.

Table 1. External Pin Status
During Idle and Power-Down
Modes

MODE	Port 0*	Port 1	Port 2
Idle	Data	Data	Data
Power-down	Data	Data	Data

Except for PWM output (P0.4).

DIFFERENCES BETWEEN THE 8XC752 AND THE 80C51

Program Memory

On the 8XC752, program memory is 2048 bytes long and is not externally expandable, so the 80C51 instructions MOVX, LJMP, and LCALL are not implemented. If these instructions are executed, the appropriate number of instruction cycles will take place along with external fetches; however, no operation will take place. The LJMP may not respond to all program address bits. The only fixed locations in program memory are the addresses at which execution is taken up in response to reset and interrupts, which are as follows:

	Program Memory
Event	Address
Reset	000
External INTO	003
Counter/timer 0	00B
External INT1	013
Timer I	01B
I ² C serial	023
ADC	02B
PWM	033

Memory Organization

The 8XC752 manipulates operands in three memory address spaces. The first is the program memory space which contains program instructions as well as constants such as look-up tables. The program memory space contains 2k bytes in the 8XC752.

The second memory space is the data memory array which has a logical address space of 128 bytes. However, only the first 64 (0 to 3 FH) are implemented in the 8XC752.

The third memory space is the special function register array having a 128-byte address space (80H to FFH). Only selected locations in this memory space are used (see

Table 1). Note that the architecture of these memory spaces (internal program memory, internal data memory, and special function registers) is identical to the 80C51, and the 8XC752 varies only in the amount of memory physically implemented.

The 8XC752 does not directly address any external data or program memory spaces. For this reason, the MOVX instructions in the 80C151 instruction set are not implemented in the 83C752, nor are the alternate I/O pin functions RD and WR.

I/O Ports

The I/O pins provided by the 83C752 consist of port 0, port 1, and port 3.

Port 0

Port 0 is a 5-bit bidirectional I/O port and includes alternate functions on some pins of this port. Pins P0.3 and P0.4 are provided with internal pullups while the remaining pins (P0.0, P0.1, and P0.2) have open drain output structures. The alternate functions for port 0 are:

P0.0 SCL – the I²C bus clock P0.1 SDA – the I²C bus data P0.4 PWM – the PWM output

If the alternate functions, I²C and PWM, are not being used, then these pins may be used as I/O ports.

Port 1

Port 1 is an 8-bit bidirectional I/O port whose structure is identical to the 80C51, but also includes alternate input functions on all pins. The alternate pin functions for port 1 are:

P1.0-P1.4 - ADC0-ADC4 - A/D converter analog inputs


P1.5 INTO - external interrupt 0 input P1.6 INTT - external interrupt 1 input P1.7 - T0 - timer 0 external input

If the alternate functions INT0, INT1, or T0 are not being used, these pins may be used as standard I/O ports, provided that the A/D is disabled. It is necessary to connect AV_{CC} and AV_{SS} to V_{CC} and V_{SS} , respectively, in order to use these pins as standard I/O pins. When the A/D converter is enabled, the analog channel connected to the A/D may not be used as a digital input; however, the remaining analog inputs may be used as digital inputs. They may not be used as digital outputs. While the A/D is enabled, the analog inputs are floating.

ort 3

Port 3 is an 8-bit bidirectional I/O port whose structure is identical to the 80C51. Note that the alternate functions associated with port 3 of the 80C51 have been moved to port 1 of the 83C752 (as applicable). See Figure 1 for port bit configurations.

83C752/87C752



Counter/Timer Subsystem

The 8XC752 has one counter/timer called timer/counter 0. Its operation is similar to mode 2 operation on the 80C51, but is extended to 16 bits with 16 bits of autoload. The controls for this counter are centralized in a single register called TCON.

A watchdog timer, called Timer I, is for use with the I²C subsystem. In I²C applications, this timer is dedicated to time-generation and bus monitoring of the I²C. In non-I²C applications, it is available for use as a fixed time-base.

Interrupt Subsystem—Fixed Priority

The IP register and the 2-level interrupt system of the 80C51 are eliminated. The interrupt structure is a seven-source, one-level interrupt system similar to the 8XC751. Simultaneous interrupt conditions are resolved by a single-level, fixed priority as follows:

Highest priority:

Pin INTO
Counter/timer flag 0
Pin INT1
PWM
Timer I
Serial I²C

Lowest priority: ADC

The vector addresses are as follows:

Source	Vector Address
INT0	0003H
TF0	000BH
INT1	0013H
TIMERI	001BH
SIO	0023H
ADC	002BH
PWM	0033H

Interrupt Control Registers

The 80C51 interrupt enable register is modified to take into account the different interrupt sources of the 8XC752.

Interrupt Enable Register

EAD	ETI	ES	EPWM	EX1	ET0	EX0
ion S	ymbo	ı	Fu	ınctic	on	
	EΑ					
			disab	le wh	en E	A = 0
	EAD				rsion	
	ETI		Time	r I		
	ES		I ² C s	erial p	oort	
	EPW	νI	PWM	cour	nter	
			overf	low		
	EX1		Exter	nal ir	terrup	ot 1
	ET0		Time	r 0 ov	erflov	v
	EX0		Exter	nal ir	iterrup	ot O
	ion S	ion Symbo EA EAD ETI ES EPWN EX1 ET0	ion Symbol EA EAD ETI ES EPWM EX1 ET0	EA Glob: EA Glob: disab EAD A/D c comp ETI Time ES ² C s EPWM PWM overf EX1 Exter ETO Time	ion Symbol Function EA Global inter disable wh EAD A/D conve complete ETI Timer I ES I ² C serial I EPWM PWM cour overflow EX1 External in ET0 Timer 0 ov	ion Symbol EA Global interrupt disable when E/ A/D conversion complete ETI ES I ² C serial port EPWM PWM counter overflow EX1 External interrup

Serial Communications

The 8XC752 contains an I²C serial communications port instead of the 80C51 UART. The I²C serial port is a single bit hardware interface with all of the hardware necessary to support multimaster and slave operations. Also included are receiver digital filters and timer (timer I) for communication watch-dog purposes. The I²C serial port is controlled through four special function

registers; I²C control, I²C data, I²C status, and I²C configuration.

The I²C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main technical features of the bus are:

- Bidirectional data transfer between masters and slaves
- Serial addressing of slaves
- Acknowledgment after each transferred byte
- Multimaster bus
- Arbitration between simultaneously transmitting master without corruption of serial data on bus
- With 82B715, communication distance is extended to excess of 100 feet (30M)

A large family of I²C compatible ICs is available. See the I²C section for more details on the bus and available ICs.

The 83C752 I²C subsystem includes hardware to simplify the software required to drive the I²C bus. This circuitry is the same as that on the 83C751. (See the 83C751 section for a detailed discussion of this subsystem).

83C752/87C752

Pulse Width Modulation Output (P0.4)

The PWM outputs pulses of programmable length and interval. The repetition frequency is defined by an 8-bit prescaler which generates the clock for the counter. The prescaler register is PWMP. The prescaler and counter are not associated with any other timer. The 8-bit counter counts modulo 255, that is from 0 to 254 inclusive. The value of the 8-bit counter is compared to the contents of a compare register, PWM. When the counter value matches the contents of this register, the output of the PWM is set high. When the counter reaches zero, the output of the PWM is set low. The pulse width ratio (duty cycle) is defined by the contents of the compare register and is in the range of 0 to 1 programmed in increments of 1/255. The PWM output can be set to be continuously high by loading the compare register with 0 and the output can be set to be continuously low by loading the compare register with 255. The PWM output is enabled by a bit in a special function register, PWENA. When enabled, the pin output is driven with a fully active pull-up. That is, when the output is high, a strong pull-up is continuously applied, when disabled, the pin functions as a normal bidirectional I/O pin, however, the counter remains active.

The PWM function is disabled during RESET and remains disabled after reset is removed until re-enabled by software. The PWM output is high during power down and idle. The counter is disabled during idle. The repetition frequency of the PWM is given by:

 $f_{PWM} = f_{OSC} / 2 (1 + PWMP) 255$

The low/high ratio of the PWM signal is PWM / (255 – PWM) for PWM not equal to 255. For PWM = 255, the output is always low.

The repetition frequency range is 92Hz to 23.5kHz for an oscillator frequency of 12MHz.

An interrupt will be asserted upon PWM counter overflow if the interrupt is not masked off.

The PWM output is an alternative function of P0.4. In order to use this port as a bidirectional I/O port, the PWM output must be disabled by clearing the enable/disable bit in PWENA. In this case, the PWM subsystem can be used as an interval timer by enabling the PWM interrupt.

83C752/87C752

Table 1. 8XC752 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BI MSB	BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION MSB LSB						RESET VALUE	
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
ADAT#	A/D result	84H									00Н
ADCON*#	A/D control	A0H	-	_	ENADC	ADCI	ADCS	AADR2	AADR1	AADR0	СОН
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00Н
DPTR:	Data pointer										ľ
DPL DPH	(2 bytes) Data pointer low Data pointer high	82H 83H									00H 00H
			DF	DE	DD	DC	DB	DA	D9	D8	}
I ² CFG*#	I ² C configuration	D8H/RD	SLAVEN	MASTRQ	0	TIRUN		_	CT1	CT0	0000xx00B
		WR	SLAVEN	MASTRQ	CLRTI	TIRUN		_	CT1	СТО	
		•	9F	9E	9D	9C	9B	9A	99	98]
I ² CON*#	I ² C control	98H/RD	RDAT	ATN	DRDY	ARL	STR	STP	MASTER	-	81H
		WR	CXA	IDLE	CDR	CARL	CSTR	CSTP	XSTR	XSTP	1
I ² DAT*#	I ² C data	99H/RD	RDAT	0	0	0	0	0	0	0	80H
		WR	XDAT	X	_ x	Х	x	×	х	х	
			FF	FE	FD	FC	FB	FA	F9	F8	1
I ² STA*#	I ² C status	F8H		IDLE	XDATA	XACTV	MAKSTR	MAKSTP	XSTR	XSTP	x0100000B
			AF	AE	AD	AC	AB	AA	A9	A8]
IE*#	Interrupt enable	A8H	EA	EAD	ETI	ES	EPWM	EX1	ET0	EX0	00H
			-	-	-	84	83	82	81	80	xxx11111B
P0*#	Port 0	80H	_	-	_	PWM0	-	-	SDA	SCL	1
			97	96	95	94	93	92	91	90	FFH
P1*#	Port 1	90H	TO	INT1	INT0	ADC4	ADC3	ADC2	ADC1	ADC0	1
P3*	Port 3	вон	B7	B6	B5	B4	B3	B2	B1	В0	FFH
PCON#	Power control	87H		-	-	_	-	-	PD	IDL	xxxx0000B
			D7	D6	D5	D4	D3	D2	D1	D0	1
PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	-	Р	00H
PWCM#	PWM compare	8EH									xxxxxxxxB
PWENA#	PWM enable	FEH		_	_	_	_	-	_	PWE	FEH
PWMP#	PWM prescaler	8FH									00Н
RTL#	Timer low reload	8BH									00Н
RTH#	Timer high reload	8DH									00Н
SP	Stack pointer	81H									07H
TL#	Timer low	8AH									00Н
TH#	Timer high	8CH									00H
			8F	8E	8D	8C	8B	8 A	89	88	
TCON*#	Timer control	88H	GATE	C/T	TF	TR	IE0	IT0	IE1	IT1	00Н

SFRs are bit addressable.

[#] SFRs are modified from or added to the 80C51 SFRs.

83C752/87C752

Special Function Register Addresses

Special function registers for the 8XC752 are identical to those of the 80C51, except for the changes listed below:

80C51 special function registers not present in the 8XC752 are TMOD (89), P2 (A0) and IP (B8). The 80C51 registers TH1, TL1, SCON, and SBUF are replaced with the 8XC752 registers RTH, RTL, I2CON, and I2DAT, respectively. Additional special function registers are I2CFG (D8) and I2STA (FB), ADCON (A0), ADAT (84), PWM (8E), PWMP (8F), and PWENA (FE). See Table 2.

A/D Converter

The analog input circuitry consists of a 5-input analog multiplexer and an A to D converter with 8-bit resolution. The conversion takes 40 machine cycles, i.e., 40µs at 12MHz oscillator frequency. The A/D converter is controlled using the ADCON control register. Input channels are selected by the analog multiplexer through ADCON register bits 0–2.

The 83C752 contains a five-channel multiplexed 8-bit A/D converter. The conversion requires 40 machine cycles (40µs at 12MHz oscillator frequency).

The A/D converter is controlled by the A/D control register, ADCON. Input channels are selected by the analog multiplexer by bits ADCON.0 through ADCON.2. The ADCON register is not bit addressable.

ADCON Register

moi	_						LOD		
X	X	ENADC	ADCI	ADCS	AADR2	AADR1	AADRO		
AD	CI	ADCS	3		Opera	ation			
0		0	A	DC no	ot busy,	a conv	ersion/		
0		1	Al	DC bu	started isy, sta sion is t	rt of a m			
1		0	C	Conversion completed, star					
1		1	ы	ocked	w conve I. ssible.	ersion i	s		

INPUT CHANNEL SELECTION									
ADDR2	ADDR1	ADDR0	INPUT PIN						
0	0	0	P1.0						
0	0	1	P1.1						
0	1	0	P1.2						
0	1	1 1	P1.3						
1	0	0	P1.4						

Position Symbol ADCON.5 ENADC

ADCON.2 AADR2

ADCON.1 AADR1

ADCON.0 AADR0

Function
Enable A/D function
when ENADC = 1.
Reset forces
ENADC = 0.
ADC interrupt flag.

ADCON.4 ADCI ADC interrupt flag.
This flag is set when
an ADC conversion is
complete. If IE.6 = 1,
an interrupt is
requested when

requested when ADCI = 1. The ADCI flag is cleared when conversion data is read. This flag is read only.

ADCON.3 ADCS ADC start. Setting this bit starts an A/D conversion. Once set

conversion. Once set, ADCS remains high throughout the conversion cycle. On completion of the conversion, it is reset just before the ADCI interrupt flag is cleared. ADCS cannot be reset by software. ADCS should not be used to monitor the A/D converter status. ADCI should be used for this purpose.

Analog input select.
Analog input select.
Analog input select.
Analog input select.
This binary coded address selects one of the five analog input port pins of P1 to be

input to the converter.

It can only be changed

when ADCI and ADCS

are both low. AADR2 is the most significant bit.


The completion of the 8-bit ADC conversion is flagged by ADCI in the ADCON register, and the result is stored in the special function register ADAT.

An ADC conversion in progress is unaffected by an ADC start. The result of a completed conversion remains unaffected provided ADCI remains at a logic 1. While ADCS is a logic 1 or ADCI is a logic 1, a new ADC START will be blocked and consequently lost. An ADC conversion in progress is aborted when the idle or power-down mode is entered. The result of a completed conversion (ADCI = logic 1) remains unaffected when entering the idle mode. See Figure 2 for an A/D input equivalent circuit.

The analog input pins ADC0-ADC4 may be used as digital inputs and outputs when the A/D converter is disabled by a 0 in the ENADC bit in ADCON. When the A/D is enabled, the analog input channel that is selected by the ADDR2-ADDR0 bits in ADCON cannot be used as a digital input. Reading the selected A/D channel as a digital input will always return a 1. The unselected A/D inputs may always be used as digital inputs. Unselected analog inputs will be floating and may not be used as digital outputs.

The A/D reference inputs on the 8XC752 are tied together with the analog supply pins AV_{CC} and AV_{SS}. This means that the reference voltage on the A/D cannot be varied separately from the analog supply pins. AV_{SS} must be connected to 0V and AV_{CC} must be connected to a supply voltage between 4.5V and 5.5V. A/D measurements may be made in the range of 4.5V to 5.5V. Increasing the voltage on the A/D ground reference above 0V or reducing the voltage on the positive A/D reference below 4.5V is not permitted.

83C752/87C752



 $Rm = 0.5 - 3 k\Omega$

CS + CC = 15pF maximum

RS = Recommended < 9.6Ω for 1 LSB @ 12MHz

NOTE:

Because the analog to digital converter has a sampled-data comparator, the input looks capacitive to a source. When a conversion is initiated, switch Sm closes for 8tcy (8µs @ 12MHz crystal frequency) during which time capacitance Cs + Cc is charged. It should be noted that the sampling causes the analog input to present a varying load to an analog source.

Figure 2. A/D Input: Equivalent Circuit

A/D CONVERTER PARAMETER DEFINITIONS

The following definitions are included to clarify some specifications given and do not represent a complete set of A/D parameter definitions.

Absolute Accuracy Error

Absolute accuracy error of a given output is the difference between the theoretical analog input voltage to produce a given output and the actual analog input voltage required to produce the same code. Since the same output code is produced by a band of input voltages, the "required input voltage" is defined as the midpoint of the band of input voltage that will produce that code. Absolute accuracy error not specified with a code is the maximum over all codes.

Nonlinearity

If a straight line is drawn between the end points of the actual converter characteristics such that zero offset and full scale errors are removed, then non-linearity is the maximum deviation of the code transitions of the actual characteristics from that of the straight line so constructed. This is also referred to as relative accuracy and also integral non-linearity.

Differential Non-Linearity

Differential non-linearity is the maximum difference between the actual and ideal code widths of the converter. The code widths are the differences expressed in LSB between the code transition points, as the input voltage is varied through the range for the complete set of codes.

Gain Error

Gain error is the deviation between the ideal and actual analog input voltage required to cause the final code transition to a full-scale output code after the offset error has been removed. This may sometimes be referred to as full scale error.

Offset Error

Offset error is the difference between the actual input voltage that causes the first code transition and the ideal value to cause the first code transition. This ideal value is 1/2 LSB above V_{ref-}.

Channel to Channel Matching

Channel to channel matching is the maximum difference between the corresponding code transitions of the actual characteristics taken from different channels under the same

temperature, voltage and frequency conditions.

Crosstalk

Crosstalk is the measured level of a signal at the output of the converter resulting from a signal applied to one deselected channel.

Total Error

Maximum deviation of any step point from a line connecting the ideal first transition point to the ideal last transition point.

Relative Accuracy

Relative accuracy error is the deviation of the ADC's actual code transition points from the ideal code transition points on a straight line which connects the ideal first code transition point and the final code transition point, after nullifying offset error and gain error. It is generally expressed in LSBs or in percent of FSR.

83C752/87C752

COUNTER/TIMER

The 8XC752 counter/timer is designated Timer 0 and is separate from Timer I of the I^2C serial port and from the PWM. Its operation is similar to mode 2 of the 80C51 counter/timer, extended to 16 bits. When Timer 0 is used in the external counter mode, the T0 input (P1.7) is sampled every S4P1. The counter/timer function is controlled using the timer control register (TCON).

TCON Register

TCON.4 TR

MSB							LSB				
GATE	С/Т	TF	TR	IE0	IT0	IE1	IT1				
Positi	Position Symbol Function										
TCON	1.7	GATE		only high Time	r 0 is when and T r 0 is when	INT0 R is 1 enabl	pin is I. ed				
TCON	1.6 (C/T		Cour from Time	nter op T0 pii r oper nal clo	eration ation	on				
TCON	1.5	ΓF		Set of Clear proce	on ove red wi essor rupt ro	rflow nen vecto					

1 - Enable timer 0

TCON.3 IE0 1 – Edge detected on INT0

TCON.2 IT0 1 – INT0 is edge triggered.
0 – INT0 is level

sensitive.

TCON.1 IE1 1 – Edge detected on

INT1
TCON.0 IT1 1 – INT1 is edge

triggered.
0 - INT1 is level

These flags are functionally identical to the corresponding 80C51 flags except that there is only one of the 80C51 style timers, and the flags are combined into one register.

Note that the positions of the IE0/IT0 and IE1/IT1 bits are transposed from the positions used in the standard 80C51 TCON register.

A communications watchdog timer, Timer I, is described in the I^2C section. In I^2C

applications, this timer is dedicated to time generation and bus monitoring for the I²C. In non-I²C applications, it is available for use as a fixed time base.

The 16-bit timer/counter's operation is similar to mode 2 operation on the 80C51, but is extended to 16 bits. The timer/counter is clocked by either 1/12 the oscillator frequency or by transitions on the T0 pin. The C/T pin in special function register TCON selects between these two modes. When the TCON TR bit is set, the timer/counter is enabled. Register pair TH and TL are incremented by the clock source. When the register pair overflows, the register pair is reloaded with the values in registers RTH and RTL. The value in the reload registers is left unchanged. The TF bit in special function register TCON is set on counter overflow and, if the interrupt is enabled, will generate an interrupt (see Figure 3).




Table 2. I²C Special Function Register Addresses

REGISTER ADDRESS						BIT AD	DRESS			
NAME	SYMBOL	ADDRESS	MSB	MSB LSB						
I ² C control	I2CON	98	9F	9E	9D	9C	9B	9A	99	98
I ² C data	I2DAT	99	T -	-	-	-	. –	_	_	-
I ² C configuration	12CFG	D8	DF	DE	DD	DC	DB	DA	D9	D8
I ² C status	I2STA	F8	FF	FE	FD	FC	FB	FA	F9	F8

83C752/87C752

ABSOLUTE MAXIMUM RATINGS 1, 3, 4

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage from V _{CC} to V _{SS}	-0.5 to +6.5	V
Voltage from any pin to V _{SS} (except V _{PP})	-0.5 to V _{CC} + 0.5	٧
Power dissipation	1.0	w
Voltage from V _{PP} pin to V _{SS}	-0.5 to + 13.0	V

DC ELECTRICAL CHARACTERISTICS

$$\begin{split} T_{amb} &= 0^{\circ}\text{C to } + 70^{\circ}\text{C or } - 40^{\circ}\text{C to } + 85^{\circ}\text{C}, \, \text{AV}_{CC} = 5\text{V } \pm 5, \, \text{AV}_{SS} = 0\text{V}^4 \\ 83\text{C752: } \text{V}_{CC} &= 5\text{V} \pm 20\%, \, 87\text{C752: V}_{CC} = 5\text{V} \pm 10\%, \, \text{V}_{SS} = 0\text{V} \end{split}$$

		TEST	LIMITS4			
SYMBOL	PARAMETER	CONDITIONS	MIN	Typical ¹	MAX	UNIT
lcc	Supply current (see Figure 6)		_			
Inputs						
V _{IL}	Input low voltage, except SDA, SCL	(0 to 70°C) (-40 to +85°C)	-0.5 -0.5		0.2V _{CC} -0.1 0.2V _{CC} -0.15	V V
V _{IH}	Input high voltage, except X1, RST	(0 to 70°C) (0.2V _{CC} +1)	0.2V _{CC} +0.9 (-40 to +85C)		V _{CC} +0.5 V _{CC} +0.5	v v
V _{IH1}	Input high voltage, X1, RST	(0 to 70°C) (–40 to +85°C)	0.7V _{CC} 0.7V _{CC} to .1		V _{CC} +0.5 V _{CC} +0.5	V V
	SDA, SCL, P0.2					
V _{IL1}	input low voltage	(0 to 70°C) (-40 to +85°C)	-0.5 -0.5		0.3V _{CC} 0.3V _{CC} 0.1	V
V _{IH2}	Input high voltage	(0 to 70°C) (–40 to –85°C)	0.7V _{CC} 0.7V _{CC} +0.1		V _{CC} +0.5 V _{CC} +0.5	V
Outputs				•		•
V _{OL}	Output low voltage, ports 1, 3, 0.3, and 0.4 (PWM disabled)	I _{OL} = 1.6mA ²			0.45	٧
V _{OL1}	Output low voltage, port 0.2	$I_{OL} = 3.2 \text{mA}^2$			0.45	٧
V _{OH}	Output high voltage, ports 1, 3, 0.3, and 0.4 (PWM disabled)	$I_{OH} = -60\mu A$, $I_{OH} = -25\mu A$	2.4 0.75V _{CC}			V V
		I _{OH} = -10μA I _{OH} = -400μA	0.9V _{CC} 2.4			V V
V _{OH2}	Output high voltage, P0.4 (PWM enabled)	I _{OH} = -400μA	0.9V _{CC}			l v
	Port 0.0 and 0.1 (I ² C) - Drivers	I _{OL} = 3mA				
V _{OL2}	Output low voltage Driver, receiver combined:	(over V _{CC} range)			0.4	٧
С	Capacitance				10	рF
կլ	Logical 0 input current, ports 1, 3, 0.3, and 0.4 (PWM disabled) ¹¹	V _{IN} = 0.45V (0 to 70°C) V _{IN} = 0.45V (0 to +85°C)			–50 –75	μ Α μ Α
¹ TL	Logical 1 to 0 transition current, ports 1, 3, 0.3 and 0.4 ¹¹	V _{IN} = 2V (0 to 70°C) V _{IN} = 2V (-40 to +85°C)			-650 -750	μ Α μ Α
I _{LI}	Input leakage current, port 0.0, 0.1 and 0.2	0.45 < V _{IN} < V _{CC}			±10	μΑ
R _{RST}	Reset pull-down resistor		25		175	kΩ
C _{IO}	Pin capacitance	Test freq = 1MHz, T _{amb} = 25°C			10	pF
I _{PD}	Power-down current ⁵	$V_{CC} = 2 \text{ to } 5.5V$ $V_{CC} = 2 \text{ to } 6.0V$ (83C752)			50	μА
V _{PP}	V _{PP} program voltage (87C752 only)	$V_{SS} = 0V$ $V_{CC} = 5V\pm10\%$ $T_{amb} = 21^{\circ}C \text{ to } 27^{\circ}C$	12.5		13.0	V
Ірр	Program current (87C752 only)	V _{PP} = 13.0V			50	mA

83C752/87C752

DC ELECTRICAL CHARACTERISTICS (Continued)

 T_{amb} = 0°C to +70°C or -40°C to +85°C, AV_{CC} = 5V ±5, AV_{SS} = 0V⁴ 83C752: V_{CC} = 5V ± 20%, 87C752: V_{CC} = 5V ± 10%, V_{SS} = 0V

		TEST	LIMITS4					
SYMBOL	PARAMETER	CONDITIONS	MIN	Typical ¹	MAX	UNIT		
Analog Inputs (A/D guaranteed only with quartz window covered.)								
AVCC	Analog supply voltage ¹⁰	$AV_{CC} = V_{CC} \pm 0.2V$	4.5		5.5	V		
Alcc	Analog operating supply current	AV _{CC} = 5.12V			39	mA		
AVIN	Analog input voltage		AV _{SS} -0.2		AV _{CC} +0.2	٧		
CIA	Analog input capacitance				15	pF		
t _{ADS}	Sampling time				8t _{CY}	s		
t _{ADC}	Conversion time				40t _{CY}	s		
R	Resolution				8	bits		
ERA	Relative accuracy				±1	LSB		
OS _e	Zero scale offset				±1	LSB		
G _e	Full scale gain error				0.4	%		
M _{CTC}	Channel to channel matching				±1	LSB		
Ct	Crosstalk	0–100kHz			-60	dB		

NOTES:

2. Under steady state (non-transient) conditions, $I_{\mbox{OL}}$ must be externally limited as follows:

Maximum I_{OL} per port pin: 10mA (NOTE: This is 85°C spec.)

Maximum I_{OL} per 8-bit port: 26mA Maximum total I_{OL} for all outputs: 67mA

- If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- 4. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise
- 5. Power-down I_{CC} is measured with all output pins disconnected; port 0 = V_{CC}; X2, X1 n.c.; RST = V_{SS}.
- I_{CC} is measured with all output pins disconnected; X1 driven with t_{CLCH}, t_{CHCL} = 5ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} 0.5V; X2 n.c.;
 RST = port 0 = V_{CC}. I_{CC} will be slightly higher if a crystal oscillator is used.
- Idle I_{CC} is measured with all output pins disconnected; X1 driven with t_{CLCH}, t_{CHCL} = 5ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} 0.5V; X2 n.c.; port 0 = V_{CC}: RST = V_{SS}.
- Load capacitance for ports = 80pF.
- 9. The resistor ladder network is not disconnected in the power down or idle modes. Thus, to conserve power, the user may remove AVCC.
- 10. If the A/D function is not required, or if the A/D function is only needed periodically, AV_{CC} may be removed without affecting the operation of the digital circuitry. Contents of ADCON and ADAT are not guaranteed to be valid. If AV_{CC} is removed, the A/D inputs must be lowered to less than 0.5V. Digital inputs on P1.0–P1.4 will not function normally.
- 11. These parameters do not apply to P1.0-P1.4 if the A/D function is enabled.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

83C752/87C752

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}\text{C to } + 70^{\circ}\text{C or } - 40^{\circ}\text{C to } + 85^{\circ}\text{C}, \ V_{CC} = 5\text{V} \pm 10\% \ (87\text{C}752), \ V_{CC} = 5\text{V} \pm 20\% \ (83\text{C}752), \ V_{SS} = 0\text{V}^{4,\,8} = 0\text{V}^{4,\,$

	PARAMETER	12MHz CLOCK		VARIABLE CLOCK		
SYMBOL		MIN	MAX	MIN	MAX	דואט 🕇
1/t _{CLCL}	Oscillator frequency:			3.5	12	MHz
				3.5	16	MHz
External Cloc	ck (Figure 4)					
tchcx	High time	20		20		ns
t _{CLCX}	Low time	20		20		ns
tclch	Rise time		20		20	ns
t _{CHCL}	Fall time		20	_	20	ns

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other

characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:


C - Clock D - Input data H - Logic level high L - Logic level low


Q - Output data


T - Time V - Valid

X - No longer a valid logic level

Z - Float







PROGRAMMING CONSIDERATIONS

EPROM Characteristics

The 87C752 is programmed by using a modified Quick-Pulse Programming algorithm similar to that used for devices such as the 87C451 and 87C51. It differs from these devices in that a serial data stream is used to place the 87C752 in the programming mode.

Figure 7 shows a block diagram of the programming configuration for the 87C752. Port pin P0.2 is used as the programming voltage supply input (V_{PP} signal). Port pin P0.1 is used as the program (PGM') signal. This pin is used for the 25 programming pulses.

Port 3 is used as the address input for the byte to be programmed and accepts both the high and low components of the eleven bit address. Multiplexing of these address components is performed using the ASEL input. The user should drive the ASEL input high and then drive port 3 with the high order bits of the address. ASEL should remain high for at least 13 clock cycles. ASEL may then be driven low which latches the high order bits of the address internally. The high address should remain on port 3 for at least

two clock cycles after ASEL is driven low. Port 3 may then be driven with the low byte of the address. The low address will be internally stable 13 clock cycles later. The address will remain stable provided that the low byte placed on port 3 is held stable and ASEL is kept low. Note: ASEL needs to be pulsed high only to change the high byte of the address.

Port 1 is used as a bidirectional data bus during programming and verify operations. During programming mode, it accepts the byte to be programmed. During verify mode, it provides the contents of the EPROM location specified by the address which has been supplied to Port 3.

The XTAL1 pin is the oscillator input and receives the master system clock. This clock should be between 1.2 and 6MHz.

The RESET pin is used to accept the serial data stream that places the 87C752 into various programming modes. This pattern consists of a 10-bit code with the LSB sent first. Each bit is synchronized to the clock input, X1.

Programming Operation

Figures 8 and 9 show the timing diagrams for the program/verify cycle. RESET should initially be held high for at least two machine cycles, P0.1 (PGM/) and P0.2 (Vpp) will be at VOH as a result of the RESET operation. At this point, these pins function as normal quasi-bidirectional I/O ports and the programming equipment may pull these lines low. However, prior to sending the 10-bit code on the RESET pin, the programming equipment should drive these pins high (VIH). The RESET pin may now be used as the serial data input for the data stream which places the 87C752 in the programming mode. Data bits are sampled during the clock high time and thus should only change during the time that the clock is low. Following transmission of the last data bit, the RESET pin should be held low.

Next the address information for the location to be programmed is placed on port 3 and ASEL is used to perform the address multiplexing, as previously described. At this time, port 1 functions as an output.

83C752/87C752

A high voltage V_{PP} level is then applied to the V_{PP} input (P0.2). (This sets Port 1 as an input port). The data to be programmed into the EPROM array is then placed on Port 1. This is followed by a series of programming pulses applied to the PGM/ pin (P0.1). These pulses are created by driving P0.1 low and then high. This pulse is repeated until a total of 25 programming pulses have occurred. At the conclusion of the last pulse, the PGM/ signal should remain high.

The V_{PP} signal may now be driven to the V_{OH} level, placing the 87C752 in the verify mode. (Port 1 is now used as an output port). After four machine cycles (48 clock periods), the contents of the addressed location in the EPROM array will appear on Port 1.

The next programming cycle may now be initiated by placing the address information at the inputs of the multiplexed buffers, driving the V_{PP} pin to the V_{PP} voltage level, providing the byte to be programmed to Port1 and issuing the 26 programming pulses on the PGM/ pin, bringing V_{PP} back down to the V_{C} level and verifying the byte.

Programming Modes

The 87C752 has four programming features incorporated within its EPROM array. These include the USER EPROM for storage of the application's code, a 16-byte encryption key array and two security bits. Programming and verification of these four elements are selected by a combination of the serial data stream applied to the RESET pin and the voltage levels applied to port pins P0.1 and P0.2. The various combinations are shown in Table 3.

Encryption Key Table

The 87C752 includes a 16-byte EPROM array that is programmable by the end user. The contents of this array can then be used to encrypt the program memory contents during a program memory verify operation. When a program memory verify operation is performed, the contents of the program

memory location is XNOR'ed with one of the bytes in the 16-byte encryption table. The resulting data pattern is then provided to port 1 as the verify data. The encryption mechanism can be disable, in essence, by leaving the bytes in the encryption table in their erased state (FFH) since the XNOR product of a bit with a logical one will result in the original bit. The encryption bytes are mapped with the code memory in 16-byte groups, the first byte in code memory will be encrypted with the first byte in the encryption table; the second byte in code memory will be encrypted with the second byte in the encryption table and so forth up to and including the 16the byte. The encryption repeats in 16-byte groups; the 17th byte in the code memory will be encrypted with the first byte in the encryption table, and so forth.

Security Bits

Two security bits, security bit 1 and security bit 2, are provided to limit access to the USER EPROM and encryption key arrays. Security bit 1 is the program inhibit bit, and once programmed performs the following functions:

- Additional programming of the USER EPROM is inhibited.
- Additional programming of the encryption key is inhibited.
- Verification of the encryption key is inhibited
- Verification of the USER EPROM and the security bit levels may still be performed.

(If the encryption key array is being used, this security bit should be programmed by the user to prevent unauthorized parties from reprogramming the encryption key to all logical zero bits. Such programming would provide data during a verify cycle that is the logical complement of the USER EPROM contents).

Security bit 2, the verify inhibit bit, prevents verification of both the USER EPROM array

and the encryption key arrays. The security bit levels may still be verified.

Programming and Verifying Security Bits

Security bits are programmed employing the same techniques used to program the USER EPROM and KEY arrays using serial data streams and logic levels on port pins indicated in Table 3. When programming either security bit, it is not necessary to provide address or data information to the 87C752 on ports 1 and 3.

Verification occurs in a similar manner using the RESET serial stream shown in Table 3. Port 3 is not required to be driven and the results of the verify operation will appear on ports 1.6 and 1.7.

Ports 1.7 contains the security bit 1 data and is a logical one if programmed and a logical zero if erased. Likewise, P1.6 contains the security bit 2 data and is a logical one if programmed and a logical zero if erased.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Flourless part number 2345–5 or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000uW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

Table 3. Implementing Program/Verify Modes

OPERATION	SERIAL CODE	P0.1 (PGM/)	P0.2 (V _{PP})
Program user EPROM	296H	*	V _{PP}
Verify user EPROM	296H	V _{IH}	V _{IH}
Program key EPROM	292H	_*	V _{PP}
Verify key EPROM	292H	V _{iH}	V _{IH}
Program security bit 1	29AH		V _{PP}
Program security bit 2	298H	_*	V _{PP}
Verify security bits	29 A H	V _{IH}	V _{IH}

NOTE:

^{*} Pulsed from VIH to VIL and returned to VIH.


83C752/87C752

EPROM PROGRAMMING AND VERIFICATION


 $T_{amb} = 21^{\circ}C$ to +27°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$


SYMBOL	PARAMETER	MIN	MAX	UNIT
1/t _{CLCL}	Oscillator/clock frequency	1.2	6	MHz
t _{AVGL} 1	Address setup to P0.1 (PROG-) low	10μs + 24t _{CLCL}		
t _{GHAX}	Address hold after P0.1 (PROG-) high	48t _{CLCL}		
t _{DVGL}	Data setup to P0.1 (PROG-) low	38t _{CLCL}		
t _{DVGL}	Data setup to P0.1 (PROG-) low	38t _{CLCL}		
t _{GHDX}	Data hold after P0.1 (PROG-) high	36t _{CLCL}		
t _{SHGL}	V _{PP} setup to P0.1 (PROG-) low	10		μs
t _{GHSL}	V _{PP} hold after P0.1 (PROG-)	10		μs
^t GLGH	P0.1 (PROG-) width	90	110	μs
t _{AVQV} 2	V _{PP} low (V _{CC}) to data valid		48t _{CLCL}	
t _{GHGL}	P0.1 (PROG-) high to P0.1 (PROG-) low	10		μs
tsynl	P0.0 (sync pulse) low	4t _{CLCL}		
t _{SYNH}	P0.0 (sync pulse) high	8t _{CLCL}		
tMASEL	ASEL high time	13t _{CLCL}		
t _{MAHLD}	Address hold time	2t _{CLCL}		
thaset	Address setup to ASEL	13t _{CLCL}		
^t adsta	Low address to address stable	13t _{CLCL}		

- Address should be valid at least 24t_{CLCL} before the rising edge of P0.2 (V_{PP}).
 For a pure verify mode, i.e., no program mode in between, t_{AVQV} is 14t_{CLCL} maximum.



83C752/87C752







Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.