MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

4M x 1 CMOS Dynamic RAM Static Column

The MCM54402A is a 0.7μ CMOS high-speed dynamic random access memory. It is organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost. The static column mode feature allows column data to be accessed upon the column address transition when \overline{RAS} and \overline{CS} are held low, similar to static RAM operation.

The MCM54402A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300 mil J-lead small outline package, a 300 mil thin-small-outline package (TSOP), and a 100 mil zig-zag in-line package (ZIP).


- · Three-State Data Output
- · Static Column Mode
- Test Mode
- · TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CS Before RAS Refresh
- · Hidden Refresh
- 1024 Cycle Refresh: MCM54402A = 16 ms
- Fast Access Time (t_{RAC}):
 MCM54402A-60 = 60 ns (Max)
 MCM54402A-70 = 70 ns (Max)
 MCM54402A-80 = 80 ns (Max)
- Low Active Power:

MCM54402A-60 = 660 mW (Max) MCM54402A-70 = 550 mW (Max) MCM54402A-80 = 468 mW (Max)


Low Standby Power Dissipation:
 MCM54402A = 11 mW (Max, TTL Levels)

= 5.5 mW (Max, CMOS Levels)

MCM54402A




PIN NAMES
A0 - A9 Address Input
DQ0 - DQ3 Data Input
G Output Enable
W Read/Write Input
RAS Row Address Strobe
CS Chip Select
V _{CC} Power Supply (+ 5 V)
Vee Ground



This document contains information on a new product. Specifications and information herein are subject to change without notice.

MOTOROLA DRAM DATA

MCM54402A 3-281



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	- 1 to + 7	٧
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	- 1 to + 7	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	700	mW
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

MCM54402A 3-282

$(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	٧
	VSS	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	-	6.5	٧
Logic Low Voltage, All Inputs	VIL	1.0		0.8	V

DC CHARACTERISTICS AND SUPPLY CURRENTS

Charac	cteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM54402A-60, t _{RC} = 110 ns MCM54402A-70, t _{RC} = 130 ns MCM54402A-80, t _{RC} = 150 ns	^I CC1	- - -	120 100 85	mA	1, 2
V _{CC} Power Supply Current (Standby) (RA	$\overline{S} = \overline{CS} = V_{IH}$	ICC2	_	2.0	mA	
V _{CC} Power Supply Current During RAS-C	ICC3	=	120 100 85	mA	1, 2	
V _{CC} Power Supply Current During Static (Column Mode Cycle (RAS = CS =VIL) MCM54402A-60, t _{SC} = 35 ns MCM54402A-70, t _{SC} = 40 ns MCM54402A-80, t _{SC} = 45 ns	ICC4	=	95 85 75	mA	1, 2
V _{CC} Power Supply Current (Standby) (RA	$\overline{S} = \overline{CS} = V_{CC} - 0.2 \text{ V}$	I _{CC5}	_	1.0	mA	
V _{CC} Power Supply Current During CS Be	fore RAS Refresh Cycle MCM54402A-60, t _{RC} = 110 ns MCM54402A-70, t _{RC} = 130 ns MCM54402A-80, t _{RC} = 150 ns	ICC6	=	120 100 85	mA	1
Input Leakage Current (0 V \leq V _{in} \leq 6.5 V)		lkg(l)	- 10	10	μΑ	
Output Leakage Current (CS = V _{IH} , 0 V ≤	V _{out} ≤ 5.5 V)	l _{lkg(O)}	- 10	10	μА	
Output High Voltage (I _{OH} = + 5 mA)	VOH	2.4	_	٧		
Output Low Voltage (I _{OL} = 4.2 mA)		VOL	_	0.4	V	

NOTES:

- 1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- 2. Column address can be changed once or less while $\overline{RAS} = V_{IL}$ and $\overline{CS} = V_{IH}$.

CAPACITANCE (f = 1.0 MHz, TA = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Input Capacitance A0 – A	C _{in}	5	pF
G, RAS, CS, V	ī	7	1
I/O Capacitance (CS = V _{IH} to Disable Output) DQ0 - DQ	3 C _{out}	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I Δt/ΔV.

MOTOROLA DRAM DATA

MCM54402A

MOTOD010

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = $5.0 \text{ V} \pm 10\%$, T_A = $0 \text{ to } 70^{\circ}\text{C}$, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symb	ol	MCM54	102A-60	MCM544	102A-70	MCM544	102A-80		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	110		130	_	150	_	ns	5
Read-Write Cycle Time	†RELREL	tRWC	165	_	185	_	205	ı	ns	5
Static Column Mode Cycle Time	tAVAV	tsc	35	-	40		45	1	ns	
Static Column Mode Read-Write Cycle Time	†AVAV	tsawc	90	_	100	_	110	ì	ns	
Access Time from RAS	[†] RELQV	^t RAC	T —	60		70	_	80	ns	6, 7
Access Time from CS	†CELQV	tCAC		20	-	20		20	ns	6, 8
Access Time from Column Address	tAVQV	tAA		30	_	35		40	ns	6, 9
Access Time from Last Write	tWLQV	tALW	_	55		65		75	ns	6, 10
CS to Output in Low-Z	[†] CELQX	^t CLZ	0		0	1	0	1	ns	6
Output Buffer and Turn-Off Delay	†CEHQZ	tOFF	0	20	0	20	0	20	ns	11
Data Out Hold from Address Change	tAXQX	t _{AOH}	5	_	5		5	1	ns	
Data Out Enable from Write	twhqv	tow	-	20	_	20		20	ns	
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	tRP	40	_	50	-	60		ns	
RAS Pulse Width	^t RELREH	t _{RAS}	60	10 k	70	10 k	80	10 k	ns	
RAS Pulse Width (Static Column Mode)	^t RELREH	tRASC	60	200 k	70	200 k	80	200 k	ns	
RAS Hold Time	[†] CELREH	tRSH	20	–	20		20		ns	
CS Hold Time	^t RELCEH	tcsh	60	_	70		80		ns	
CS Pulse Width	†CELCEH	tcs	20	10 k	20	10 k	20	10 k	ns	
CS Pulse Width (Static Column Mode)	[†] CELCEH	tcsc	20	200 k	20	200 k	20	200 k	ns	
RAS to CS Delay Time	†RELCEL	^t RCD	20	40	20	50	20	60	ns	12
RAS to Column Address Delay Time	^t RELAV	†RAD	15	30	15	35	15	40	ns	13
CS to RAS Precharge Time	[†] CEHREL	tCRP	5		5	_	5		ns	
CS Precharge Time	†CEHCEL	^t CP	10	_	10	_	10	-	ns	
Row Address Setup Time	tAVREL	†ASR	0	_	0		0		ns	
Row Address Hold Time	†RELAX	1RAH	10		10	_	10		ns	

NOTES:

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- 5. The specifications for tRC (min) and tRWC (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq T_A \leq 70°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and $V_{OL} = 0.8 V$.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10. Assumes that $t_{LWAD} \ge t_{LWAD}$ (max).
- 11. tOFF (max) and/or tGZ (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified $t_{\mbox{RAD}}$ (max), then access time is controlled exclusively by $t_{\mbox{AA}}$.

MCM54402A 3-284

	Symi	bol	MCM54	402A-60	MCM54	402A-70	MCM54	402A-80		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Note
Column Address Setup Time	†AVCEL	†ASC	0	_	0	<u> </u>	0	****	nş	
Column Address Hold Time	[†] CELAX	^t CAH	15		15	_	15	_	ns	
Column Address Hold Time Referenced to RAS (Read Cycle)	^t RELAX	tAR	70	_	80	_	90	_	ns	
Column Address to RAS Lead Time	†AVREH	tRAL	30		35	_	40	_	ns	
Column Address Hold Time Reference to RAS High	[†] REHAX	tAH	5	_	5	_	5	_	ns	14
Last Write to Column Address Delay Time	tWLAV	tLWAD	20	25	20	30	20	35	ns	15
Last Write to Column Address Hold Time	tWLAX	tAHLW	55	_	65	_	75	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0		0	_	0	-	ns	
Read Command Hold Time Referenced to CS	^t CEHWX	tRCH	0	_	0	_	0	_	ns	16
Read Command Hold Time Referenced to RAS	[†] REHWX	tRRH	0	_	0	_	0	_	ns	16
Write Command Hold Time Referenced to CS	tCELWH	tWCH	10	-	15	_	15	-	ns	
Write Command Pulse Width	twLwH	tWP	10	_	15	_	15		ns	
Write Command Inactive Time	twhwl	tWI	10	_	10	_	10	_	ns	
Write Command to RAS Lead Time	^t WLREH	tRWL	20	_	20		20	_	ns	
Write Command to CS Lead Time	tWLCEH	tCWL	20	-	20	_	20	_	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	-	0	_	ns	17
Data in Hold Time	†CELDX	tDH	15	-	15	-	15	_	ns	17
Refresh Period	tRVRV	tRFSH	_	16	-	16	_	16	ms	
Write Command Setup Time	tWLCEL	twcs	0		0		0	_	ns	18
CS to Write Delay	^t CELWL	tCMD	50	_	50	_	50	_	ns	18
RAS to Write Delay	[†] RELWL	tRWD	90		100	_	110		ns	18
Column Address to Write Delay Time	†AVWL	tAWD	60	_	65	-	70	_	ns	18
CS Setup Time for CS Before RAS Refresh	†RELCEL	tCSR	5	_	5	_	5	_	ns	
CS Hold Time for CS Before RAS Refresh	^t RELCEH	^t CHR	15	_	15	_	15	_	ns	
RAS Precharge to CS Active Time	^t REHÇEL	tRPC	0	_	0	_	0	_	ns	
CS Precharge Time for CS Before RAS Counter Test	^t CEHCEL	tCPT	30	_	40	+	40	-	ns	
RAS Hold Time Referenced to G	t _{GLREH}	tROH	10	_	10	_	10		ns	

NOTES:

(continued)

^{14.} tAH must be met for a read cycle.

^{15.} Operation within the tLWAD (max) limit ensures that tALW can be met. tLWAD (max) is specified as a reference point only; if tLWAD is greater than the specified tLWAD (max) limit, then access time is controlled exclusively by tAA.


^{16.} Either tRRH or tRCH must be satisfied for a read cycle.


^{17.} These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in read-write cycles.

^{18.} tWCS, tRWD, tCWD, tAWD, and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twCS ≥ twCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcWD ≥ tcWD (min), tRWD ≥ tRWD (min), tAWD ≥ tAWD (min), and tcPWD ≥ tcPWD (min) (page mode), the cycle is a read write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


	Symb	юl	MCM54	402A-60	MCM54402A-70		MCM54	402 A-8 0		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
G Access Time	tGLQV	†GA		20	-	20	_	20	ns	
G to Data Delay	tGLHDX	tGD	20	_	20	<u> </u>	20		ns	
Output Buffer Turn-Off Delay Time from G	^t GHQZ	t _{GZ}	0	20	0	20	0	20	ns	11
G Command Hold Time	twlgl	^t GH	20	-	20	T -	20		ns	
Write Command Setup Time (Test Mode)	twlrel	twrs	10	_	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	[†] RELWH	twTH	10	_	10	_	10	-	ns	
Write to RAS Precharge Time (CS Before RAS Refresh)	twhrel	twrp	10	_	10	_	10	_	ns	
Write to RAS Hold Time (CS Before RAS Refresh)	†RELWL	twr	10	_	10	_	10	_	ns	

READ CYCLE






G CONTROLLED LATE WRITE CYCLE




MOTOROLA DRAM DATA


MCM54402A



MCM54402A 3-288





STATIC COLUMN MODE EARLY WRITE CYCLE (B)




MOTOROLA DRAM DATA


MCM54402A









CS BEFORE RAS REFRESH CYCLE (G and A0 – A9 are Don't Care)






HIDDEN REFRESH CYCLE (EARLY WRITE)



MOTOROLA DRAM DATA

MCM54402A



MCM54402A 3-294

DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by the row address strobe (RAS) clock, into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. RAS active transition latches the row address field. Column addresses are not latched, hence the "static column" designation of this device. Chip select (CS) active transition (active = V_{IL} , V_{RCD} minimum) follows RAS on all read, write, or read-write cycles and is independent of column address. The static column feature allows greater flexibility in setting up the external column addresses into the RAM.

There are three other variations in addressing the 1M x 4 RAM: RAS-only refresh cycle, CS before RAS refresh cycle, and Static Column mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, static column mode read cycle, read-write cycle, and static column mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in ADDRESSING THE RAM, with $\overline{\text{RAS}}$ active transition latching the desired row. The write (\overline{W}) input level must be high $(V_{|H})$, t_{RCS} (minimum) before the $\overline{\text{CS}}$ active transition, to enable read mode. A valid column address can be provided at any time $(t_{RAD} \text{ minimum})$, independent of the $\overline{\text{CS}}$ active transition.

Both the RAS and \overline{CS} clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both \overline{CS} and output enable (\overline{G}) control read access time; \overline{CS} and \overline{G} must be active (and column address must be valid) by tRCD maximum, and tRAC – tGA minimum, respectively, to guarantee valid data out (Ω) at tRAC (access time from \overline{RAS} active transition). If the tRCD maximum is exceeded and/or \overline{G} active transition does not occur in time, read access time is determined by either the \overline{CS} or \overline{G} clock active transition (tCAC) or tCAC

The $\overline{\text{RAS}}$ and $\overline{\text{CS}}$ clocks must remain active for minimum times of t_{RAS} and t_{CS}, respectively, to complete the read cycle. The column address must remain valid for t_{AH} after $\overline{\text{RAS}}$ inactive transition to complete the read cycle. $\overline{\text{W}}$ must remain high throughout the cycle, and for time t_{RAH} or t_{RCH} after $\overline{\text{RAS}}$ or $\overline{\text{CS}}$ inactive transition, respectively, to maintain the data at that bit location. Once $\overline{\text{RAS}}$ transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active

cycle. Q is valid, but not latched, as long as the \overline{CS} and \overline{G} clocks are active. When either the \overline{CS} or \overline{G} clock transitions to inactive, the output will switch to High Z (three-state) tops or the factor of the contractive transition.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, static column mode early write, and static column mode read-write. Early and late write modes are discussed here, while static column mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CS} leading edge. Minimum active time t_{RAS} and t_{CS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CS} active transition. Column address set up and hold times (t_{ASC}, t_{CAH}) , and data in (D) set up and hold times (t_{DS}, t_{DH}) are referenced to \overline{CS} in an early write cycle. \overline{RAS} and \overline{CS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CS} active transition, keeping data-out buffers and \overline{G} disabled.

A late write cycle (referred to as \overline{G} -controlled write) occurs when \overline{W} active transition is made after \overline{CS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CS} active transition, (tRCD + tCWD + tRWL + 2tT) \leq tRAS, if other timing minimums (tRCD, tRWL and tT) are maintained. Column address and D timing parameters are referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CS} active transition but Q may be indeterminate — see note 18 of AC Operating Conditions table. Parameters tRWL and tCWL also apply to late write cycles.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for tCWD and/or tAWD minimum, to guarantee valid Q before writing the bit.

STATIC COLUMN MODE CYCLES

Static column mode refers to multiple successive data operations performed at any or all 1024 column locations on the selected row of the 1M x 4 dynamic RAM during one RAS cycle. Read access time of multiple operations (tAA or tCAC) is considerably faster than the regular RAS clock access time tRAC. Multiple operations can be performed simply by keeping RAS active. CS may be toggled between active and inactive states at any time within the RAS cycle.

Once the timing requirements for the initial read, write, or read-write cycle are met and RAS remains low, the device is ready for the next operation. Operations can be intermixed in any order, at any column address, subject to normal operating conditions previously described. Every write operation must be clocked with either \overline{CS} or \overline{W} , as indicated in static column mode early write cycle timing diagrams A and B.

MOTOROLA DRAM DATA MCM54402A 3-295

MOTOD010

Column address and D timing parameters are referenced to the signal clocking the write operation. \overline{CS} must be toggled inactive (tCp) to perform a read operation after an early write operation (to turn output on), as indicated in **static column mode read/write mixed cycle** timing diagram. The maximum number of consecutive operations is limited to tPASC. The cycle ends when \overline{RAS} transitions to inactive.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM54402A require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54402A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54402A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while \overline{CS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CS Before RAS Refresh

 $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CS}}$ active before $\overline{\text{RAS}}$. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle.

The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRH} before and time t_{WRH} after \overline{RAS} active transition to prevent switching the device into **test mode**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CS} active the end of a read or write cycle, while \overline{RAS} cycles inactive for tpp and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode) as in \overline{CS} before \overline{RAS} refresh.

CS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a $\overline{\textbf{CS}}$ before $\overline{\textbf{RAS}}$ refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See $\overline{\textbf{CS}}$ before $\overline{\textbf{RAS}}$ refresh counter test cycle timing diagram.

The test can be performed after a minimum of 8 **CS** before **RAS** initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read "0" which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

The internal organization of this device (512 x 8) allows it to be tested as if it were a 512K x 4 DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0 – B7) in parallel. External data out is determined by the internal test mode logic of

the device. See the following truth table and test mode block diagram.

W, CS before RAS timing puts the device in Test Mode, as shown in the test mode timing diagram. A CS before RAS refresh cycle or a RAS-only refresh cycle puts the device back in normal mode. Refresh is performed in test mode by using a W, CS before RAS refresh cycle which uses the internal refresh address counter.

TEST MODE TRUTH TABLE

Ī	D	B0, B1	B2, B3	B4, B5	B6, B7	Ö
Ī	0	0	0	0	0	1
	1	1	1	1		
	_		Any	Other		0

TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS


(V_{CC} = $5.0 \text{ V} \pm 10\%$, T_A = $0 \text{ to } 70^{\circ}\text{C}$, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)


	Symb	ool	MCM54	402A-60	MCM54	402A-70	MCM54	402A-80		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	115	_	135	_	155	_	ns	5
Static Column Mode Cycle Time	^t AVAV	tsc	40	_	45		50	_	ns	
Access Time from RAS	^t RELQV	^t RAC		65	_	75	_	85	ns	6, 7
Access Time from CS	^t CELQV	tCAC	_	25	_	25	_	25	ns	6, 8
Access Time from Column Address	tavqv	tAA	_	35	_	40	_	45	ns	6, 9
RAS Pulse Width	^t RELREH	tRAS	65	10 k	75	10 k	85	10 k	ns	
RAS Pulse Width (Static Column Mode)	^t RELREH	^t RASC	65	200 k	75	200 k	85	200 k	ns	
RAS Hold Time	[†] CELREH	^t RSH	25	_	25	-	25	_	ns	
CS Hold Time	[†] RELCEH	t _{CSH}	65		75		85	_	ns	
CS Pulse Width	[†] CELCEH	tcs	25	10 k	25	10 k	25	10 k	ns	
CS Pulse Width (Static Column Mode)	†CELCEH	tCSC	25	200 k	25	200 k	25	200 k	ns	
Column Address to RAS Lead Time	t _{AVREH}	t _{RAL}	35		40	_	45	 	ns	

NOTES:


- 1. VIH (min) and VII (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that tags < tags (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).




TEST MODE — READ CYCLE



MCM54402A 3-298




TEST MODE — STATIC COLUMN MODE READ CYCLE




MOTOROLA DRAM DATA


MCM54402A 3-299



TEST MODE - STATIC COLUMN MODE EARLY WRITE CYCLE (B)



MCM54402A 3-300




MOTOROLA DRAM DATA

MCM54402A

3-301

(Order by Full Part Number)



NOTE: For mechanical data, please see Chapter 10.

MCM54402A 3-302