
Features

- Bipolar Speed in JEDEC Standard EPROM Pinout Read Access Time - 55ns 28-Lead 600 mil CERDIP and OTP Plastic DIP 32-Pad LCC, JLCC and OTP PLCC
- Low Power CMOS Operation 100 μA max. Standby 50 mA max. Active at 10 MHz
- High Output Drive Capability
- High Reliablity Latch-Up Resistant CMOS Technology
- Rapid Programming 100µs/byte (typical)
- Two-line Control
- **CMOS and TTL Compatible Inputs and Outputs**
- Integrated Product Identification Code
- Full Military, Industrial and Commercial Temperature Ranges
- Fully Compatible with AT27HC256/L





Description

The AT27HC256R/RL chip family is a high-speed, low-power 262,144 bit Ultraviolet Erasable and Electrically Programmable Read Only Company (ERROM) organized as 32K x 8 bits. The AT27HC256R is suited for very high-speed graph attions, while the AT27HC256RL features low Vcc Standby Current, and require only the 5V power supply in normal read mode operation. Any byte can be at the second less than 55ns on the AT27HC256, making this part ideal for high-performance system. Sower insumption is typically only 35mA in Active Mode on both parts, and the second less than 15m Standby Mode on the AT27HC256RL or 15mA on the AT27HC25R. 15mA on the AT27HC25 R.

Atmet's 1.2-micron, manager CNOS, technology provides optimum speed, lower power and high noise immunity. The high-speed CMOS process is an extension of Atmet's high quality and highly manufactuable floating poly EPROM technology.

Pin Configurations

Pin Name	Function
A0-A14	Addresses
CE	Chip Enable
ŌE	Output Enable
NC	No Connect
O0-O7	Outputs

	~	ı
1	28	0 VCC 0 A14 0 A3 0 A9 0 A11 0 CC 0 CC 0 CC 0 CC 0 CC 0 CC 0 CC 0
2	27	D A14
3	26	₽ A13
4	25	P 48
5	24	D A9
6	23	Þ A11
7	22	D A14 A13 A9 A10 A10 A10 A10 A10 A10 A10 A10 A10 A10
8	21	Þ A10
9	20	Þ Œ
10	19	D 07
11	18	Þos d
12	17	D 06
13	16	04
14	15	⊨oз.
		1
	1 2 3 4 5 6 7 8 9 10 11 12 13 14	1 28 2 27 3 26 4 25 5 24 6 23 7 22 8 21 9 20 10 19 11 18 12 17 13 16 14 15

A7 VPP VCC A13							
A12 NC A14							
	\sim	~~	بين	~~	`		
	4	_ 2	. 32	30	``		
A6	>5	3	1	31 2	9 (AB	
A5	56			2	8 ₹	A9	
44	} 6 7			-	7	A11	
A4 A3	Sè			- 5	(غ	NC	
ÃŽ	59			-	ະງ	NC OE	
AZ.				- 2	ગ ૬	OF:	
A1	5 10			2	4ζ	<u>A1</u> 0	
ΑO	5 11			2	3 દ	A10 CE	
AO NC OO	5 12			2	765432	07	
no.	(12			_	F 2	06	
~	('3	.15.,				00	
14 16 18 20							
O2 NC O4							
	C)1 GP	ID C	3 О	9		

Note: PLCC package pins 1 and 17 are DON'T CONNECT.

256K (32K 2 High Spe

Preliminary



Description (Continued)

The AT27HC256R/256RL come in a choice of industry standard JEDEC-approved packages including: 28-pin DIP ceramic or one time programmable (OTP) plastic, 32-pad ceramic leadless chip carrier (LCC), and 32-lead ceramic (JLCC), or OTP plastic (PLCC) J-leaded chip carrier. The device features two-line control ($\overline{\text{CE}}$, $\overline{\text{OE}}$) to give designers the flexibility to prevent bus contention.

With a storage capacity of 32K bytes, Atmel's 27HC256R / 256RL allow firmware to be stored reliably and to be accessed at very high speeds. The AT27HC256R/256RL have exceptional output drive capability - source 4mA and sink 16mA per output.

The AT27HC256R/256RL have additional features to ensure high-quality and efficient production use. The Rapid programming algorithm reduces the time required to program the chip and guarantees reliable programming. The Integrated Product Identification Code electronically identifies the device and manufacturing origin. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

Erasure Characteristics

The entire memory array of the AT27HC256R/256RL is erased (all outputs read as VOH) after exposure to ultraviolet light at a wavelength of 2537Å. Complete erasure is assured after a minimum of 20 minutes exposure using $12,000~\mu\text{W/cm}^2$ intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15W-sec/cm^2 . To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

Absolute Maximum Ratings*

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground	2.0V to +14.0V ⁽¹⁾
Vpp Supply Voltage with Respect to Ground	2.0V to +14.0V ⁽¹⁾
Integrated UV Erase Dose	7258 W•sec/cm ²

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Notes

 Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is V_{CC}+0.75V dc which may overshoot to +7.0V for pulses of less than 20ns.

Operating Modes

MODE \ PIN	CE	ŌĒ	Ai	Vpp	Vcc	Outputs
Read	VIL	ViL	Ai	Vcc	Vcc	Dout
Output Disable	VIL	ViH	X ⁽¹⁾	Vcc	Vcc	High Z
Standby	Viн	Х	X	Vcc	Vcc	High Z
Rapid Program ⁽²⁾	VIL	ViH	Ai	Vpp	Vcc	DIN
PGM Verify ⁽²⁾	X	VIL	Ai	Vpp	Vcc	Dout
Optional PGM Verify ⁽²⁾	VIL	VIL	Ai	Vcc	Vcc	Dout
PGM Inhibit ⁽²⁾	ViH	ViH	Х	Vpp	Vcc	High Z
Product Identification ⁽⁴⁾	VIL	VIL	A9=V _H ⁽³⁾ A0=V _{IH} or V _{IL} A1-A14=V _{IL}	Vcc	Vcc	Identification Code

Notes: 1. X can be VIL or VIH.

2. Refer to Programming characteristics.

3. $V_H = 12.0 \pm 0.5 V$.

4. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.

D.C. and A.C. Operating Conditions for Read Operation

		AT27HC256R	AT27HC256R / AT27HC256RL			
		-55	-70	-90	-12	
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	
Temperature	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	
(Case)	Mil.		-55°C - 125°C ⁽¹⁾	-55°C - 125°C	-55°C - 125°C	
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%	

Notes: 1. AT27HC256R only.

D.C. and Operating Characteristics for Read Operation

Symbol	Parameter	Condition		Min	Max	Units
lu	Input Load Current	V _{IN} =-0.1V to V _{CC} +1V	•		10	μА
lo	Output Leakage Current	Vout=-0.1V to Vcc+0.1V			10	μA
IPP (2)	V _{PP} ⁽¹⁾ Read/Standby Current	Vpp=3.8 to Vcc+0.3V			20	μА
len Hene	V _{CC} ⁽¹⁾ Standby Current	ISB1 (CMOS) CE=Vcc-0.3 to Vcc+1.0V	AT27HC256RL Com. Ind.,Mil.		0.1/2 0.2/3	mA mA
ISB1/ISB2	ISB1/ISB2 Vcc (1) Standby Current	I _{SB2} (TTL) CE=2.0 to V _{CC} +1.0V	AT27HC256R Com. Ind.,Mil.		30/35 30/35	mA mA
lcc	Vcc Active Current	f=10MHz,lout=0mA, CE=ViL	Com. Ind.,Mil.		50 55	mA mA
VIL	Input Low Voltage			-0.6	8.0	٧
VIH	Input High Voltage			2.0	Vcc+1	٧
Vol	Output Low Voltage	I _{OL} =16mA			.45	٧
		Ioн=-100μA		Vcc-0.3		٧
Vон	Output High Voltage	I _{OH} =-2.5mA		3.5	·	٧
		IOH=-4.0mA		2.4	·	٧
Vpp	V _{PP} Read Voltage	Vcc=5 ± 0.5V		3.8	Vcc+0.3	٧

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .

A.C. Characteristics for Read Operation

			AT27H	AT27HC256R AT27HC256R / AT2			AT27HC	7HC256RL				
					55	-7	70	-9	90	-1	2	
Symbol	Parameter	Condition		Min	Max	Min	Max	Min	Max	Min	Мах	Units
tacc (4)	Address to	CE=OE	Com.,Ind.		55		70		90		120	ns
IACC Y	Output Delay	=VIL	Mil.				70 ⁽¹⁾		90		120	ns
tce (3)	CE to Output Delay	ŌĒ≖V _{IL}			55		70		90		120	ns
toE (3,4)	OE to Output Delay	CE=VIL			25		30		30		35	ns
t _{DF} (2,5)	OE or CE High to Output Float	CE=VIL			25		30		30		35	ns
tон	Output Hold from Address, CE or OE, whichever occurred first	Œ=ŌE =V _{IL}			0		0		0		0	ns

Notes: 1. AT27HC256R only.


2, 3, 4, 5. - see AC Waveforms for Read Operation.



^{2.} V_{PP} may be connected directly to V_{CC} , except during programming. The supply current would then be the sum of I_{CC} and I_{PP} .




A.C. Waveforms for Read Operation (1)




Notes:

- Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.
 C_L = 30pF, add 10ns for C_L = 100pF.
- t_{DF} is specified from OE or CE, whichever occurs first. t_{DF} is measured at V_{OH}-0.5V or V_{OL}+0.5V with C_L=5pF.
- 3. OE may be delayed up to t_{CE}-t_{OE} after the falling edge of CE without impact on t_{CE}.
- OE may be delayed up to tACC-tOE after the address is valid without impact on tACC.
- This parameter is only sampled and is not 100% tested.

Input Test Waveforms and Measurement Levels



Output Test Load




Pin Capacitance (f=1MHz T=25°C) (1)

	Тур	Max	Units	Conditions
Cin	4	6	pF	VIN = 0V
Соит	8	12	pF	Vout = 0V

Notes: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Programming Waveforms (1)



Notes:

- The Input Timing Reference is 0.0V for V_{IL} and 3.0V for V_{IH}.
- toe and topp are characteristics of the device but must be accommodated by the programmer.
- When programming the AT27HC256R/256RL a 0.1µF capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

4-14 AT27HC256R/RL

D.C. Programming Characteristics

TA=25±5°C, Vcc=6.5±0.25V, Vpp=13.0±0.25V

Sym-		Test	Li	mits	
bol	Parameter	Conditions	Min	Max I	Jnits
ILI	Input Load Current	VIN=VIL,VIH		10	μА
ViL	Input Low Level	(All Inputs)	-0.6	8.0	٧
ViH	Input High Level		2.0	Vcc+1	٧
Vol	Output Low Volt.	loL=16mA		.45	٧
Vон	Output High Volt.	I _{OH} =-4.0mA	2.4		٧
Icc2	Vcc Supply Curren (Program and Veri			60	mA
IPP2	Vpp Supply Current	CE=VIL		30	mA
VID	A9 Product Identi- fication Voltage		11.5	12.5	٧

A.C. Programming Characteristics

TA=25±5°C, VCC=6.5±0.25V, Vpp=13.0±0.25V

Sym- bol	Parameter	Test Conditions* (see Note 1)	Lin Min	n its Max	Units
tas	Address Setup Time		2		μs
toes	OE Setup Time		2		μS
tos	Data Setup Time		2		μs
tah	Address Hold Time		0		μs
tон	Data Hold Time		2		μS
tofp	OE High to Out- put Float Delay	(Note 2)	0	130	ns
tvps	V _{PP} Setup Time		2		μS
tvcs	V _{CC} Setup Time		2		μs
tpw	CE Program Pulse Width	(Note 3)	95	105	μs
toe	Data Valid from O	E		150	ns

*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%)	5ns
Input Pulse Levels	0.0V to 3.0V
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V

Notes:


- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
- 3. Program Pulse width tolerance is 100µsec±5%.

Atmel's 27HC256R/RL Integrated Product Identification Code:

	Pins					Hex				
Codes	AO	07	O 6	O 5	04	ОЗ	O2	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	1	0	1	0	0	94

Rapid Programming Algorithm

A $100\mu s$ \overline{CE} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one $100\mu s$ \overline{CE} pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive $100\mu s$ pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.





tacc lcc (mA) (ns) Active Standby		(mA)			Operation Range	
		Standby	Ordering Code	Package		
55	50	30	AT27HC256R-55DC AT27HC256R-55KC AT27HC256R-55LC	28DW6 32KW 32LW	Commercial (0°C to 70°C)	
55	55	35	AT27HC256R-55DI AT27HC256R-55KI AT27HC256R-55LI	28DW6 32KW 32LW	Industrial (-40°C to 85°C)	
70	50	30	AT27HC256R-70DC AT27HC256R-70JC AT27HC256R-70KC AT27HC256R-70LC AT27HC256R-70PC	28DW6 32J 32KW 32LW 28P6	Commercial (0°C to 70°C)	
70	55	35	AT27HC256R-70DI AT27HC256R-70JI AT27HC256R-70KI AT27HC256R-70LI AT27HC256R-70PI	28DW6 32J 32KW 32LW 28P6	Industrial (-40°C to 85°C)	
			AT27HC256R-70DM AT27HC256R-70KM AT27HC256R-70LM	28DW6 32KW 32LW	Military (-55°C to 125°C)	
			AT27HC256R-70DM/883 AT27HC256R-70KM/883 AT27HC256R-70LM/883	28DW6 32KW 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
90	50	30	AT27HC256R-90DC AT27HC256R-90JC AT27HC256R-90KC AT27HC256R-90LC AT27HC256R-90PC	28DW6 32J 32KW 32LW 28P6	Commercial (0°C to 70°C)	
90	55	35	AT27HC256R-90DI AT27HC256R-90JI AT27HC256R-90KI AT27HC256R-90LI AT27HC256R-90PI	28DW6 32J 32KW 32LW 28P6	Industrial (-40°C to 85°C)	
			AT27HC256R-90DM AT27HC256R-90KM AT27HC256R-90LM	28DW6 32KW 32LW	Military (-55°C to 125°C)	
			AT27HC256R-90DM/883 AT27HC256R-90KM/883 AT27HC256R-90LM/883	28DW6 32KW 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
120	50	30	AT27HC256R-12DC AT27HC256R-12JC AT27HC256R-12KC AT27HC256R-12LC AT27HC256R-12PC	28DW6 32J 32KW 32LW 28P6	Commercial (0°C to 70°C)	

4

tacc (ns)	Icc (mA)		Ordarina Codo	Bookses	Operation Person	
	Active	Standby	Ordering Code	Package	Operation Range	
120	55	35	AT27HC256R-12DI AT27HC256R-12JI AT27HC256R-12KI AT27HC256R-12LI AT27HC256R-12PI	28DW6 32J 32KW 32LW 28P6	Industrial (-40°C to 85°C)	
			AT27HC256R-12DM AT27HC256R-12KM AT27HC256R-12LM	28DW6 32KW 32LW	Military (-55°C to 125°C)	
			AT27HC256R-12DM/883 AT27HC256R-12KM/883 AT27HC256R-12LM/883	28DW6 32KW 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
70	55	35	5962-86063 08 XX 5962-86063 08 YX	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)	

	Package Type				
28DW6	28 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)				
32J	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)				
32KW	32 Lead, Windowed, Ceramic J-Leaded Chip Carrier (JLCC)				
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)				
28P6	28 Lead, 0.600* Wide, Plastic Dual Inline Package OTP (PDIP)				





tacc	lcc	(mA)	Ordering Code	Dankana	Operation Range	
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
70	50	0.1	AT27HC256RL-70DC AT27HC256RL-70KC AT27HC256RL-70LC	28DW6 32KW 32LW	Commercial (0°C to 70°C)	
70	55	0.2	AT27HC256RL-70DI AT27HC256RL-70KI AT27HC256RL-70LI	28DW6 32KW 32LW	Industrial (-40°C to 85°C)	
90	50	0.1	AT27HC256RL-90DC AT27HC256RL-90JC AT27HC256RL-90KC AT27HC256RL-90LC AT27HC256RL-90PC	28DW6 32J 32KW 32LW 28P6	Commercial (0°C to 70°C)	
90	55	0.2	AT27HC256RL-90DI AT27HC256RL-90JI AT27HC256RL-90KI AT27HC256RL-90LI AT27HC256RL-90PI	28DW6 32J 32KW 32LW 28P6	Industrial (-40°C to 85°C)	
			AT27HC256RL-90DM AT27HC256RL-90KM AT27HC256RL-90LM	28DW6 32KW 32LW	Military (-55°C to 125°C)	
			AT27HC256RL-90DM/883 AT27HC256RL-90KM/883 AT27HC256RL-90LM/883	28DW6 32KW 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
120	50	0.1	AT27HC256RL-12DC AT27HC256RL-12JC AT27HC256RL-12KC AT27HC256RL-12LC AT27HC256RL-12PC	28DW6 32J 32KW 32LW 28P6	Commercial (0°C to 70°C)	
120	55	0.2	AT27HC256RL-12DI AT27HC256RL-12JI AT27HC256RL-12KI AT27HC256RL-12LI AT27HC256RL-12PI	28DW6 32J 32KW 32LW 28P6	Industrial (-40°C to 85°C)	
			AT27HC256RL-12DM AT27HC256RL-12KM AT27HC256RL-12LM	28DW6 32KW 32LW	Military (-55°C to 125°C)	
			AT27HC256RL-12DM/883 AT27HC256RL-12KM/883 AT27HC256RL-12LM/883	28DW6 32KW 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
90	55	0.2	5962-86063 07 XX 5962-86063 07 YX	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
120	55	0.2	5962-86063 06 XX 5962-86063 06 YX	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)	

4

	Package Type	
28DW6	28 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)	
32J	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)	
32KW	32 Lead, Windowed, Ceramic J-Leaded Chip Carrier (JLCC)	
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)	
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)	