

16-Bit and 24-Bit ADCs with Ultra Low Noise PGIA

Features

- Delta-Sigma Analog-to-Digital Converter
 - -Linearity Error: 0.0007% FS
 - -Noise Free Resolution: Up to 22.9-bits
- Chopper Stabilized PGIA (Programmable Gain Instrumentation Amplifier)
 - —6 nV/√Hz @ 0.1 Hz
 - -100 pA Input Current with Gains >1
- Scalable Input Span:
 - -5 mV to 85 mV
 - -80 mV to 1.2 V
 - -200 mV to 2.5 V
- Two or Four Channel Differential MUX
- Scalable V_{REF} Input: +1.0 V to +5.0 V
- Simple three-wire serial interface
 - SPI™ and Microwire™ Compatible
 - Schmitt Trigger on Serial Clock (SCLK)
- R/W Calibration Registers Per Channel
- Selectable Word Rates: 7.5 Hz to 3,840 Hz
- Power Supply Configurations
 - -VA+ = +5 V; VA- = 0 V; VD+ = +3 V to +5 V
 - -VA+ = +2.5 V; VA- = -2.5 V; VD+ = +3 V to +5 V
 - -VA+ = +3 V; VA- = -3 V; VD+ = +3 V

General Description

The CS5531/32/33/34 are highly integrated $\Delta\Sigma$ Analog-to-Digital Converters (ADCs) which use charge-balance techniques to achieve 16-bit (CS5531/33) and 24-bit (CS5532/34) performance. The ADCs are optimized for measuring low-level unipolar or bipolar signals in weigh scale, process control, scientific, and medical applications.


To accommodate these applications, the ADCs come as either two-channel (CS5531/32) or four-channel (CS5533/34) devices and include a very low noise chopper-stabilized instrumentation amplifier (6 nV/ $\sqrt{\text{Hz}}$ @ 0.1 Hz) with selectable gains of 1x, 2x, 4x, 8x, 16x, and 32x. These ADCs also include a fourth order $\Delta\Sigma$ modulator followed by a digital filter which provides ten selectable output word rates of 7.5 Hz, 15 Hz, 30 Hz, 60 Hz, 120 Hz, 240 Hz, 480 Hz, 960 Hz, 1.92 kHz, and 3.84 kHz (XIN = 4.9152 MHz).

To ease communication between the ADCs and a microcontroller, the converters include a simple three-wire serial interface which is SPI™ and Microwire™ compatible with a Schmitt Trigger input on the serial clock (SCLK).

High dynamic range, programmable output rates, and flexible power supply options makes these ADCs ideal solutions for weigh scale and process control applications.

ORDERING INFORMATION

See page 37



Preliminary Product Information

This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.



TABLE OF CONTENTS

CHARACTERISTICS/SPECIFICATIONS	
ANALOG CHARACTERISTICS	
RMS NOISE	5
NOISE FREE RESOLUTION (BITS)	5
5 V DIGITAL CHARACTERISTICS	
3 V DIGITAL CHARACTERISTICS	
DYNAMIC CHARACTERISTICS	6
ABSOLUTE MAXIMUM RATINGS	7
SWITCHING CHARACTERISTICS	
GENERAL DESCRIPTION	
Analog Input	10
Analog Input Span	11
Multiplexed Settling Limitations	11
Serial Port	
System Initialization	
Command Register Quick Reference	
Command Register Descriptions	14
Serial Port Interface	
Reading/Writing On-Chip Registers	
Setting Up the CSRs for a Measurement	
Channel-Setup Register Descriptions	
Configuration Register	
Power Consumption	
Reset System	
Input Short	
Guard Signal	
Voltage Reference Select	
Output Latch Pins	
Configuration Register Descriptions	
Calibration	
Calibration Registers	
Gain Register	
Offset Register	
Performing Calibrations	
Self Calibration	
System Calibration	
Calibration Tips	
Limitations in Calibration Range	
Performing Conversions	
Single Conversion Mode (MC = 0)	
Multiple Conversions Mode (MC = 1)	
Use of Pointers in Command Byte	28

SPI™ is a trademark of Motorola Inc., Microwire™ is a trademark of National Semiconductor Corp.

Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for infringements of patents or other rights of third parties. This document is the property of Cirrus Logic, Inc. and implies no license under patents, copyrights, trademarks, or trade secrets. No part of this publication may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise). Furthermore, no part of this publication may be used as a basis for manufacture or sale of any items without the prior written consent of Cirrus Logic, Inc. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be found at http://www.cirrus.com.



TABLE OF

Conversion Output Coding	29
Conversion Data Register Descriptions	
Output Coding	
Digital Filter	
Clock Generator	
Power Supply Arrangements	32
Getting Started	32
PCB Layout	34
PIN DESCRIPTIONS	35
Clock Generator	35
Control Pins and Serial Data I/O	35
Measurement and Reference Inputs	36
Power Supply Connections	
SPECIFICATION DEFINITIONS	
ORDERING GUIDE	37
PACKAGE DRAWINGS	
FIGURES	
SDI Write Timing (Not to Scale)	C
SDI Write Timing (Not to Scale)	
SDO Read Timing (Not to Scale)	9
SDO Read Timing (Not to Scale)	9 10
SDO Read Timing (Not to Scale)	9 10 11
SDO Read Timing (Not to Scale) Multiplexer Configuration. Input models for AIN+ and AIN- pins. CS5531/32/33/34 Register Diagram.	9 10 11
SDO Read Timing (Not to Scale) Multiplexer Configuration. Input models for AIN+ and AIN- pins. CS5531/32/33/34 Register Diagram. Command and Data Word Timing.	9 10 11 12
SDO Read Timing (Not to Scale) Multiplexer Configuration. Input models for AIN+ and AIN- pins. CS5531/32/33/34 Register Diagram. Command and Data Word Timing. Guard Signal Shielding Scheme.	9 10 11 12 18
SDO Read Timing (Not to Scale) Multiplexer Configuration. Input models for AIN+ and AIN- pins. CS5531/32/33/34 Register Diagram. Command and Data Word Timing. Guard Signal Shielding Scheme. Input Reference Model when VRS = 1.	9 10 11 12 22
SDO Read Timing (Not to Scale) Multiplexer Configuration. Input models for AIN+ and AIN- pins. CS5531/32/33/34 Register Diagram. Command and Data Word Timing. Guard Signal Shielding Scheme. Input Reference Model when VRS = 1. Input Reference Model when VRS = 0.	
SDO Read Timing (Not to Scale) Multiplexer Configuration. Input models for AIN+ and AIN- pins. CS5531/32/33/34 Register Diagram. Command and Data Word Timing. Guard Signal Shielding Scheme. Input Reference Model when VRS = 1. Input Reference Model when VRS = 0. Self Calibration of Offset.	
SDO Read Timing (Not to Scale) Multiplexer Configuration. Input models for AIN+ and AIN- pins. CS5531/32/33/34 Register Diagram. Command and Data Word Timing. Guard Signal Shielding Scheme. Input Reference Model when VRS = 1. Input Reference Model when VRS = 0. Self Calibration of Offset. Self Calibration of Gain.	
SDO Read Timing (Not to Scale) Multiplexer Configuration. Input models for AIN+ and AIN- pins. CS5531/32/33/34 Register Diagram. Command and Data Word Timing. Guard Signal Shielding Scheme. Input Reference Model when VRS = 1. Input Reference Model when VRS = 0. Self Calibration of Offset. Self Calibration of Gain. System Calibration of Offset.	
SDO Read Timing (Not to Scale) Multiplexer Configuration. Input models for AIN+ and AIN- pins. CS5531/32/33/34 Register Diagram. Command and Data Word Timing. Guard Signal Shielding Scheme. Input Reference Model when VRS = 1. Input Reference Model when VRS = 0. Self Calibration of Offset. Self Calibration of Gain. System Calibration of Gain.	
SDO Read Timing (Not to Scale) Multiplexer Configuration. Input models for AIN+ and AIN- pins. CS5531/32/33/34 Register Diagram. Command and Data Word Timing. Guard Signal Shielding Scheme. Input Reference Model when VRS = 1. Input Reference Model when VRS = 0. Self Calibration of Offset. Self Calibration of Gain. System Calibration of Gain. Digital Filter Response (Word Rate = 60 Hz).	
SDO Read Timing (Not to Scale) Multiplexer Configuration. Input models for AIN+ and AIN- pins. CS5531/32/33/34 Register Diagram. Command and Data Word Timing. Guard Signal Shielding Scheme. Input Reference Model when VRS = 1. Input Reference Model when VRS = 0. Self Calibration of Offset. Self Calibration of Gain. System Calibration of Offset. System Calibration of Gain. Digital Filter Response (Word Rate = 60 Hz). CS5532 Configured with a Single +5 V Supply.	
SDO Read Timing (Not to Scale) Multiplexer Configuration. Input models for AIN+ and AIN- pins. CS5531/32/33/34 Register Diagram. Command and Data Word Timing. Guard Signal Shielding Scheme. Input Reference Model when VRS = 1. Input Reference Model when VRS = 0. Self Calibration of Offset. Self Calibration of Gain. System Calibration of Gain. Digital Filter Response (Word Rate = 60 Hz).	



CHARACTERISTICS/SPECIFICATIONS

ANALOG CHARACTERISTICS ($T_A = 25$ °C; VA+, VD+ = 5 $V \pm 5\%$; VREF+ = 5 V, VA-, VREF- = AGND, FCLK = 4.9125 MHz, OWR (Output Word Rate) = 60 Hz, Bipolar Mode, Gain = 32; See Notes 1 and 2.)

			CS5531/33		CS5532/34			
Parameter		Min	Тур	Max	Min	Тур	Max	Unit
Accuracy						•		
Linearity Error		-	±0.0015	±0.003	-	±0.0007	±0.0015	%FS
No Missing Codes		16	-	-	24	-	-	Bits
Bipolar Offset	(Note 3)	-	±1	±2	-	±16	±32	LSB ₂₄
Unipolar Offset	(Note 3)	-	±2	±4	-	±32	±64	LSB ₂₄
Offset Drift	(Notes 3 and 4)	-	20	-	-	20	-	nV/°C
Offset Drift	/1000 Hours.	-	TBD	-	-	TBD	-	ppm
Bipolar Full Scale Error		-	±8	±31	-	±8	±31	ppm
Unipolar Full Scale Error		-	±16	±62	-	±16	±62	ppm
Full Scale Drift	(Note 4)	-	1	3	-	1	3	ppm/°C
Full Scale Drift	/1000 Hours.	-	TBD	-	-	TBD	-	ppm

	Parameter		Min	Тур	Max	Unit
Voltage Reference Input					'	
Range	(VREF+) - (VREF-)		1	2.5	VA+	V
Common Mode Rejection	dc		-	120	-	dB
	50, 60 Hz		-	120	-	dB
Input Capacitance			11	-	22	рF
CVF Current		(Note 5)	-	100	-	nA
Analog Input					'	
Common Mode + Signal on	AIN+ or AIN- Bipolar/Unipolar Mode	Э				
	Gain = 1		VA-	-	VA+	V
	Gain = 2, 4, 8, 16, 32		VA- + 0.7	-	VA+ - 1.7	V
Common Mode Rejection	dc		-	120	-	dB
	50, 60 Hz		-	120	-	dB
Input Capacitance			-	60	-	pF
CVF Current on AIN+ or All	N- Gain = 1	(Note 5)	-	100	-	nA
	Gain = $2, 4, 8, 16, 32$		-	100	-	pА
Open Circuit Detect Curren	t		100	300	-	nA
System Calibration Speci	fications				•	
Full Scale Calibration Rang	e Bipolar/Unipolar Mode		-	TBD	-	%FS
Offset Calibration Range	Bipolar/Unipolar Mode		-	TBD	-	%FS

Notes: 1. Applies after system calibration at any temperature within -40 °C ~ +85 °C.

- 2. Specifications guaranteed by design, characterization, and/or test.
- 3. Specification applies to the device only and does not include any effects by external parasitic thermocouples.
- 4. Drift over specified temperature range after calibration at power-up at 25 °C.
- 5. See the section of the data sheet which discusses input models.



ANALOG CHARACTERISTICS (Continued) (See Notes 1 and 2.)

	Parameter		Min	Тур	Max	Unit
Power Supplies						
DC Power Supply Current	ts (Normal Mode)	I _{A+} I _{D+}	-	TBD TBD	6.5 1.5	mA mA
Power Consumption	Normal Mode Standby Sleep	(Note 6)	- - -	TBD TBD TBD	40 - -	mW mW µW
Power Supply Rejection	dc Positive Supplies dc Negative Supply		- -	120 120	- -	dB dB

Notes: 6. All outputs unloaded. All input CMOS levels.

RMS NOISE (Notes 7 and 8)

Output Rate	-3 dB Filter	Instrumentation Amplifier Gain						
(Hz)	Frequency	x32	x16	x8	x4	x2	x1	
7.5	1.94	8.9nV	10.4nV	14.9nV	26.0nV	49.8nV	98.6nV	
15	3.88	12.6nV	14.6nV	20.9nV	36.6nV	70.2nV	138.9nV	
30	7.75	17.8nV	20.7nV	29.6nV	51.6nV	99.1nV	196.0nV	
60	15.5	25.1nV	29.2nV	41.8nV	72.9nV	139.9nV	276.8nV	
120	31	35.6nV	41.4nV	59.1nV	103.1nV	197.9nV	391.5nV	
240	62	136.3nV	260.0nV	513.5nV	1023.6nV	2045.6nV	4090.4nV	
480	122	193.6nV	369.2nV	729.3nV	1453.9nV	2905.6nV	5810.0nV	
960	230	273.7nV	522.7nV	1032.6nV	2058.9nV	4114.5nV	8227.4nV	
1,920	390	469.6nV	912.3nV	1811.0nV	3615.1nV	7226.9nV	14452.0nV	
3,840	780	2693.4nV	5378.9nV	10754.0nV	21505.9nV	43010.9nV	86021.3nV	

Notes: 7. Wideband noise aliased into the baseband. Referred to the input. Typical values shown for 25 °C.

8. For Peak-to-Peak Noise multiply by 6.6 for all ranges and output rates.

NOISE FREE RESOLUTION (BITS) = LOG (VIN_{P-P}/(6.6xRMS Noise))/log(2)

Output Rate	-3 dB Filter		Instrumentation Amplifier Gain							
(Hz)	Frequency	x32	x16	x8	x4	x2	x1			
7.5	1.94	21.4	22.2	22.6	22.8	22.9	22.9			
15	3.88	20.9	21.7	22.1	22.3	22.4	22.4			
30	7.75	20.4	21.2	21.6	21.8	21.9	21.9			
60	15.5	19.9	20.7	21.1	21.3	21.4	21.4			
120	31	19.4	20.2	20.6	20.8	20.9	20.9			
240	62	17.4	17.5	17.5	17.5	17.5	17.5			
480	122	16.9	17.0	17.0	17.0	17.0	17.0			
960	230	16.4	16.5	16.5	16.5	16.5	16.5			
1,920	390	15.7	15.7	15.7	15.7	15.7	15.7			
3,840	780	13.1	13.1	13.1	13.1	13.1	13.1			

Specifications are subject to change without notice.



5 V DIGITAL CHARACTERISTICS ($T_A = 25$ °C; VA+, VD+ = 5 V $\pm 5\%$; VA-, GND = 0; See Notes 2 and 9.)

Parameter	Symbol	Min	Тур	Max	Unit
High-Level Input Voltage	V _{IH}	0.6 VD+	-	VD+	V
Low-Level Input Voltage	V _{IL}	0.0	-	0.8	V
High-Level Output Voltage I _{out} = -5.0 mA	V _{OH}	(VD+) - 1.0	-	-	V
Low-Level Output Voltage I _{out} = 5.0 mA	V _{OL}	-	-	0.4	V
Input Leakage Current	I _{in}	-	±1	±10	μΑ
3-State Leakage Current	I _{OZ}	-	-	±10	μΑ
Digital Output Pin Capacitance	C _{out}	-	9	-	pF

Notes: 9. All measurements performed under static conditions.

3 V DIGITAL CHARACTERISTICS ($T_A = 25$ °C; $VA+ = 5V \pm 5\%$; $VD+ = 3.0V \pm 10\%$; VA-,GND = 0; See Notes 2 and 9.)

Parameter	Symbol	Min	Тур	Max	Unit
High-Level Input Voltage	V _{IH}	0.6 VD+	-	VD+	٧
Low-Level Input Voltage	V _{IL}	0.0	-	0.8	V
High-Level Output Voltage I _{out} = -5.0	mA V _{OH}	(VD+) - 1.0	-	-	V
Low-Level Output Voltage I _{out} = 5.0	mA V _{OL}	-	-	0.4	V
Input Leakage Current	I _{in}	-	±1	±10	μA
3-State Leakage Current	I _{OZ}	-	-	±10	μA
Digital Output Pin Capacitance	C _{out}	-	9	-	pF

DYNAMIC CHARACTERISTICS

Parameter		Ratio	Unit
Modulator Sampling Frequency	f _s	XIN/16	Hz
Filter Settling Time to 1/2 LSB (Full Scale Step)	t _s	XIN/16	S



ABSOLUTE MAXIMUM RATINGS (AGND, DGND = 0 V; See Note 10.)

Parameter		Symbol	Min	Тур	Max	Unit
DC Power Supplies	(Notes 11 and 12)					
	Positive Digital	VD+	-0.3	-	+6.0	V
	Positive Analog	VA+	-0.3	-	+6.0	V
	Negative Analog	VA-	+0.3	-	-6.0	V
Input Current, Any Pin Except Supplies	(Notes 13 and 14)	I _{IN}	-	-	±10	mΑ
Output Current		I _{OUT}	-	-	±25	mA
Power Dissipation	(Note 15)	PDN	-	-	500	mW
Analog Input Voltage	VREF pins	V_{INR}	0.3	-	(VA+) + 0.3	٧
	AIN Pins	V _{INA}	0.3	-	(VA+) + 0.3	V
Digital Input Voltage		V _{IND}	-0.3	-	(VD+) + 0.3	V
Ambient Operating Temperature		T _A	-40	-	85	°C
Storage Temperature		T _{stg}	-65	-	150	°C

Notes: 10. All voltages with respect to ground.

- 11. VA+ and VA- must satisfy $\{(VA+) (VA-)\} \le +6.6 \text{ V}$.
- 12. VD+ and VA- must satisfy $\{(VD+) (VA-)\} \le +7.5 \text{ V}$.
- 13. Applies to all pins including continuous overvoltage conditions at the analog input (AIN) pins.
- 14. Transient current of up to 100 mA will not cause SCR latch-up. Maximum input current for a power supply pin is ±50 mA.
- 15. Total power dissipation, including all input currents and output currents.

WARNING: Operation at or beyond these limits may result in permanent damage to the device.

Normal operation is not guaranteed at these extremes.



SWITCHING CHARACTERISTICS ($T_A = 25$ °C; VA+ = 2.5V or $5V \pm 5\%$; $VA- = -2.5V \pm 5\%$ or AGND; $VD+ = 3.0 \ V \pm 10\%$ or $5 \ V \pm 5\%$; Levels: Logic $0 = 0 \ V$, Logic 1 = VD+; $C_L = 50 \ pF$.))


F	Parameter	Symbol	Min	Тур	Max	Unit
Master Clock Frequency	(Note 16)	XIN				
E	External Clock or Internal Oscillator		1	4.9152	5	MHz
Master Clock Duty Cycle			40	-	60	%
Rise Times	(Note 17) Any Digital Input Except SCLK SCLK	t _{rise}		-	1.0 100	μs μs
	Any Digital Output		-	50	-	ns
Fall Times	(Note 17) Any Digital Input Except SCLK SCLK Any Digital Output	t _{fall}	- - -	- - 50	1.0 100 -	μs μs ns
Start-up			•	•		•
Oscillator Start-up Time	XTAL = 4.9152MHz (Note 18)	t _{ost}	-	20	-	ms
Serial Port Timing			I.			
Serial Clock Frequency		SCLK	0	-	2	MHz
Serial Clock	Pulse Width High Pulse Width Low	t ₁ t ₂	250 250	-	-	ns ns
SDI Write Timing			I.			
CS Enable to Valid Latch	Clock	t ₃	50	-	-	ns
Data Set-up Time prior to	SCLK rising	t ₄	50	-	-	ns
Data Hold Time After SCL	.K Rising	t ₅	100	-	-	ns
SCLK Falling Prior to CS	Disable	t ₆	100	-	-	ns
SDO Read Timing	,		L	L		1
CS to Data Valid		t ₇	-	-	150	ns
SCLK Falling to New Data	a Bit	t ₈	-	-	150	ns
CS Rising to SDO Hi-Z		t ₉	-	-	150	ns

Notes: 16. Device parameters are specified with a 4.9125 MHz clock.


^{17.} Specified using 10% and 90% points on waveform of interest. Output loaded with 50 pF.

^{18.} Oscillator start-up time varies with crystal parameters. This specification does not apply when using an external clock source.





SDI Write Timing (Not to Scale)



SDO Read Timing (Not to Scale)



GENERAL DESCRIPTION

The CS5531/32/33/34 are highly integrated $\Delta\Sigma$ Analog-to-Digital Converters (ADCs) which use charge-balance techniques to achieve 16-bit (CS5531/33) and 24-bit (CS5532/34) performance. The ADCs are optimized for measuring low-level unipolar or bipolar signals in weigh scale, process control, scientific, and medical applications.

To accommodate these applications, the ADCs come as either two-channel (CS5531/32) or four-channel (CS5533/34) devices and include a very low noise chopper-stabilized programmable gain instrumentation amplifier (PGIA, 6 nV/ $\sqrt{\text{Hz}}$ @ 0.1 Hz) with selectable gains of 1×, 2×, 4×, 8×, 16×, and 32×. These ADCs also include a fourth order $\Delta\Sigma$ modulator followed by a digital filter which provides ten selectable output word rates of 7.5 Hz, 15 Hz, 30 Hz, 60 Hz, 120 Hz, 240 Hz, 480 Hz, 960 Hz, 1.92 kHz, and 3.84 kHz (XIN = 4.9152 MHz).

To ease communication between the ADCs and a micro-controller, the converters include a simple three-wire serial interface which is SPITM and MicrowireTM compatible with a Schmitt Trigger input on the serial clock (SCLK).

Analog Input

Figure 1 illustrates a block diagram of the CS5531/32/33/34. The front end consists of a multiplexer, a unity gain coarse/fine charge input buffer, and a programmable gain chopper-stabilized instrumentation amplifier. The unity gain buffer is activated any time conversions are performed with a gain of one and the instrumentation amplifier is activated any time conversions are performed with gain settings greater than one.

The unity gain buffer is designed to accommodate rail to rail input signals. The common-mode plus signal range for the unity gain buffer amplifier is VA- to VA+. Typical CVF (sampling) current for the unity gain buffer amplifier is about 10 nA (XIN = 4.9152 MHz, see Figure 2).

The instrumentation amplifier is chopper-stabilized and operates with a chop clock frequency of XIN/128. The CVF (sampling) current into the instrumentation amplifier is less than 300 pA over -40°C to +85°C. The common-mode plus signal range of the instrumentation amplifier is (VA-) + 0.7 V to (VA+) - 1.7 V.




Figure 1. Multiplexer Configuration.



Figure 2 illustrates the input models for the amplifiers. The dynamic input current for each of the pins can be determined from the models shown.




Figure 2. Input models for AIN+ and AIN- pins.

Note: The C=2.5pF and C = 16pF capacitors are for input current modeling only. For physical input capacitance see 'Input Capacitance' specification under *Analog Characteristics*.

Analog Input Span

The full scale input signal that the converter can digitize is a function of the gain setting and the reference voltage connected between the VREF+ and VREF- pins. The full scale of the converter is ((VREF+) - (VREF-))/(GxA), where G is the gain of the amplifier and A is 2 for VRS = 0 or A is 1 for VRS = 1. After reset, the unity gain buffer is engaged. With a 2.5V reference this would make the full scale input range default to 2.5 V. By activating the instrumentation amplifier (i.e. a gain setting other than 1) and using a gain setting of 32, the full scale input range can quickly be set to 2.5/32 or about 78mV. Note that these input ranges assume the calibration registers are set to their default values (i.e. Gain = 1.0 and Offset = 0.0).

Multiplexed Settling Limitations

The settling performance of the CS5531/32/33/34 in multiplexed applications is affected by the single-pole low-pass filter which follows the instrumentation amplifier (see Figure 1). To achieve data sheet settling and linearity specifications, it is recommended that a 22 nF COG capacitor be used. Capacitors as low as 10 nF can be used with some noise degradation.

Serial Port

The CS5531/32/33/34 have a serial port which is used to transfer information between a micro-controller and the ADC. The serial port is managed by an on-chip controller. The on-chip controller contains a command register, four channel-setup registers (CSRs), a configuration register, a conversion data register (read only), and a gain and offset register for each input channel. All registers, except the 8-bit command register, are 32-bits in length. Figure 3 depicts a block diagram of the on-chip controller's internal registers.

System Initialization

The CS5531/32/33/34 provide no power-on-reset function. To initialize the ADCs, the user must perform a software reset by resetting the ADC's serial port with the Serial Port Initialization sequence. This sequence resets the serial port to the command mode and is accomplished by transmitting 15 SYNC1 command bytes (0xFF hexadecimal), followed by one SYNC0 command (0xFE hexadecimal). The sequence can be initiated at anytime to reinitialize the serial port. To complete the system initialization sequence, the user must also perform a system reset by setting the Reset System (RS) bit in the configuration register. A system reset can also be initiated at any time by writing a logic 1 to the RS bit in the configuration register. After a system reset cycle is complete, the RS bit is automati-






Figure 3. CS5531/32/33/34 Register Diagram.

cally returned to logic 0, and the on-chip registers are initialized to the following states:

Configuration Register: 00000000(H)
Offset Registers: 00000000(H)
Gain Registers: 08000000(H)
Channel Setup Registers: 00000000(H)

After a system initialization or reset, the on-chip controller is initialized into command mode where it waits for a valid command (the first 8-bits transmitted into the serial port are transmitted into the command register). Once a valid command is received and decoded, the byte instructs the converter to either acquire data from or transfer data to an internal register(s), or perform a conversion or a calibration. The *Command Register Descriptions* section can be used to decode all valid commands.



Command Register Quick Reference

D7(MSB)	D6	D5	D4	D3	D2	D1	D0	
0	ARA	CS1	CS0	R/W	RSB2	RSB1	RSB0	

BIT	NAME	VALUE	FUNCTION
D7	Command Bit, C	0 1	Must be logic 0 for these commands. These commands are invalid if this bit is logic 1.
D6	Access Registers as Arrays, ARA	0	Ignore this function. Access the respective registers, offset, gain, or channel-setup, as an array of registers. The particular registers accessed are determined by the RS bits. The registers are accessed MSB first with physical channel 0 accessed first followed by physical channel 1 next and so forth.
D5-D4	Channel Select Bits, CS1-CS0	00 01 10 11	CS1-CS0 provide the address of one of the two (four for CS5533/34) physical input channels. These bits are also used to access the calibration registers associated with the respective physical input channel. Note that these bits are ignored when reading data register.
D3	Read/Write, R/W	0 1	Write to selected register. Read from selected register.
D2-D0	Register Select Bit, RSB3-RSB0	000 001 010 011 100 101 110 111	Reserved Offset Register Gain Register Configuration Register Conversion Data Register Channel-Setup Registers Reserved Reserved

D7(MSB)	D6	D5	D4	D3	D2	D1	D0	_
1	MC	CSRP2	CSRP1	CSRP0	CC2	CC1	CC0	

BIT	NAME	VALUE	FUNCTION
D7	Command Bit, C	0 1	These commands are invalid if this bit is logic 0. Must be logic 1 for these commands.
D6	Multiple Conversions, MC	0 1	Perform fully settled single conversions. Perform conversions continuously.
D5-D3	Channel-Setup Register Pointer Bits, CSRP	000 111	These bits are used as pointers to the Channel-Setup registers. Either a single conversion or continuous conversions are performed on the channel setup register pointed to by these bits.
D2-D0	Conversion/Calibration Bits, CC2-CC0	000 001 010 011 100 101 110 111	Normal Conversion Self-Offset Calibration Self-Gain Calibration Reserved Reserved System-Offset Calibration System-Gain Calibration Reserved



Command Register Descriptions

READ/WRITE ALL OFFSET CALIBRATION REGISTERS

D7(MSB)	D6	D5	D4	D3	D2	D1	D0	
0	1	0	0	R/W	0	0	1	Ī

These commands are used to access the offset registers as arrays. Function:

R/W (Read/Write)

Write to selected register.

1 Read from selected register.

READ/WRITE ALL GAIN CALIBRATION REGISTERS

D7(MSB)	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	R/W	0	1	0

Function: These commands are used to access the gain registers as arrays.

R/W (Read/Write)

0 Write to selected register.

Read from selected register.

READ/WRITE ALL CHANNEL-SETUP REGISTERS

D7(MSB)	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	R/W	1	0	1

Function: These commands are used to access the channel-setup registers as arrays.

R/W (Read/Write)

0 Write to selected register.

Read from selected register.

READ/WRITE INDIVIDUAL OFFSET REGISTER

D7(MSB)	D6	D5	D4	D3	D2	D1	D0
0	0	CS1	CS0	R/W	0	0	1

Function: These commands are used to access each offset register separately. CS1 - CS0 decode the registers accessed.

R/W (Read/Write)

Write to selected register.

Read from selected register.

CS[1:0] (Channel Select Bits)

00 Offset Register 1 01 Offset Register 2

10 Offset Register 3

11 Offset Register 4



READ/WRITE INDIVIDUAL GAIN REGISTER

D7(MSB)	D6	D5	D4	D3	D2	D1	D0
0	0	CS1	CS0	R/W	0	1	0

Function: These commands are used to access each gain register separately. CS1 - CS0 decode the reg-

isters accessed.

R/W (Read/Write)

0 Write to selected register.

1 Read from selected register.

CS[1:0] (Channel Select Bits)

00 Gain Register 1

01 Gain Register 2

10 Gain Register 3

11 Gain Register 4

READ/WRITE INDIVIDUAL CHANNEL-SETUP REGISTER

D7(MSB)	D6	D5	D4	D3	D2	D1	D0
0	0	CS1	CS0	R/W	1	0	1

Function: These commands are used to access each channel-setup register separately. CS1 - CS0 de-

code the registers accessed.

R/W (Read/Write)

0 Write to selected register.

Read from selected register.

CS[1:0] (Channel Select Bits)

00 Channel-Setup Register 1

01 Channel-Setup Register 2

10 Channel-Setup Register 3

11 Channel-Setup Register 4

READ/WRITE CONFIGURATION REGISTER

	D7(MSB)	D6	D5	D4	D3	D2	D1	D0
ſ	0	0	0	0	R/W	0	1	1

Function: These commands are used to read from or write to the configuration register.

R/W (Read/Write)

0 Write to selected register.

1 Read from selected register.



PERFORM CONVERSION

Function:

D7(MSB)	D6	D5	D4	D3	D2	D1	D0	_
1	MC	CSRP2	CSRP1	CSRP0	0	0	0	

sions on th

These commands instruct the ADC to perform either a single conversion or continuous conversions on the physical input channel pointed to by the pointer bits (CSRP2 - CRSP0).

MC (Multiple Conversions)

0 Perform fully settled single conversions.

1 Perform conversions continuously.

CSRP [2:0] (Channel Setup Register Pointer Bits)

READ CONVERSION DATA REGISTER

D7(MSB)	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	0	0

Function: This command is used to read from the conversion data register.



PERFORM CALIBRATION

D7(MSB)	D6	D5	D4	D3	D2	D1	D0
1	0	CSRP2	CSRP1	CSRP0	CC2	CC1	CC0

Function:

These commands instruct the ADC to perform a calibration on the physical input channel selected by the setup register which is chosen by the command byte pointer bits (CSRP2 - CRSP0).

CSRP [2:0] (Channel Setup Register Pointer Bits)

CC [2:0] (Calibration Control Bits)

Reserved
Self-Offset Calibration
Self-Gain Calibration
Reserved
Reserved
System-Offset Calibration
System-Gain Calibration

Reserved

SYNC1

111

_	D7(MSB)	D6	D5	D4	D3	D2	D1	D0
ĺ	1	1	1	1	1	1	1	1

Function: Part of the serial port re-initialization sequence.

SYNC0

D7(MSB)	D6	D5	D4	D3	D2	D1	D0
1	1	1	1	1	1	1	0

Function: End of the serial port re-initialization sequence.

NULL

D7(MSB)	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0

Function: This command is used to clear a port flag and keep the converter in the continuous conversion mode.



Serial Port Interface

The CS5531/32/33/34's serial interface consists of four control lines: $\overline{\text{CS}}$, SDI, SDO, SCLK. Figure 4 details the command and data word timing.


 $\overline{\text{CS}}$, Chip Select, is the control line which enables access to the serial port. If the $\overline{\text{CS}}$ pin is tied low, the port can function as a three wire interface.

SDI, Serial Data In, is the data signal used to transfer data to the converters.

SDO, Serial Data Out, is the data signal used to transfer output data from the converters. The SDO output will be held at high impedance any time \overline{CS} is at logic 1. Figure 4 illustrates the serial sequence

necessary to write to, or read from the serial port's registers.

SCLK, Serial Clock, is the serial bit-clock which controls the shifting of data to or from the ADC's serial port. The $\overline{\text{CS}}$ pin must be held low (logic 0) before SCLK transitions can be recognized by the port logic. To accommodate optoisolators SCLK is designed with a Schmitt-trigger input to allow an optoisolator with slower rise and fall times to directly drive the pin. Additionally, SDO is capable of sinking or sourcing up to 5 mA to directly drive an optoisolator LED. SDO will have less than a 400 mV loss in the drive voltage when sinking or sourcing 5 mA.



first conversion which will take XIN/OWR + 7 clock cycles

Figure 4. Command and Data Word Timing.



Reading/Writing On-Chip Registers

The CS5531/32/33/34's offset, gain, configuration, and channel-setup registers are readable and writable while the conversion data register is read only.

As shown in Figure 4, to write to a particular register the user must transmit the appropriate write command and then follow that command by 32 bits of data. For example, to write 0x80000000 (hexadecimal) to physical channel one's gain register, the user would first transmit the command byte 0x02 (hexadecimal) followed by the data 0x80000000 (hexadecimal). Similarly, to read a particular register the user must transmit the appropriate read command and then acquire the 32 bits of data. Once a register is written to or read from, the serial port returns to the command mode.

In addition to accessing the internal registers one at a time, the gain and offset registers as well as the channel-setup registers, can be accessed as arrays (i.e. the entire register set can be accessed with one command). For example, to write 0x80000000 (hexadecimal) to all four gain registers, the user would transmit the command 0x42 (hexadecimal) followed by four iterations of 0x80000000 (hexadecimal), (i.e. 0x42 followed by 0x80000000, 0x80000000, 0x80000000, 0x80000000). The registers are written to or read from in sequential order (i.e, 1, followed by 2, then 3, then 4). Once the registers are written to or read from, the serial port returns to the command mode.

Setting Up the CSRs for a Measurement

The CS5531/32/33/34 have four Channel-Setup Registers (CSRs). Each CSR contains two 16-bit Setups which are programmed by the user to contain data conversion information such as: 1) which physical channel will be converted, 2) at what gain will the channel be converted, 3) at what word rate will the channel be converted, 4) will the output conversion be unipolar or bipolar, 5) what will be the state of the output latch during the conversion, 6) will the converter delay the start of a conversion to allow time for the output latch to settle before the conversion is begun, and 7) will the open circuit detect current source be activated for that Setup. Note that a particular physical input channel can be represented in more than one Setup with different output rates, gain ranges, etc. (i.e. each Setup is independently defined).

Each 32-bit CSR is individually accessible and contains two 16-bit Setups. As an example, to configure Setup 1 in the CS5531/32/33/34 with the write individual channel-setup register command (0x05 hexadecimal), bits 31 to 16 of CSR 1 contains the information for Setup 1 and bits 15 to 0 contain the information for Setup 2. Note that while reading/writing CSRs, two Setups are accessed in pairs as a single 32-bit CSR register. Even if one of the Setups isn't used, it must be written to or read. Examples detailing the power of the CSRs are provided in the *Use of Pointers in the Command Byte* section.



Channel-Setup Register Descriptions

CSR

#1	Setup 1 Bits <127:112>	Setup 2 Bits <111:96>
_	7	
#4	Setup 7 Bits <31:16>	Setup 8 Bits <15:0>

D31(MSB)	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16
CS1	CS0	G2	G1	G0	WR3	WR2	WR1	WR0	U/B	OL1	OL0	DT	OCD	NU	NU
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

CS1-CS0 (Channel Select Bits) [31:30] [15:14]

00	Select physical channel 1.
01	Select physical channel 2.

10 Select physical channel 3.

11 Select physical channel 4.

G2-G0 (Gain Bits) [29:27] [13:11]

Gain = 2, (Input Span =
$$[(VREF+)-(VREF-)]/2$$
 for unipolar).

Gain = 32, (Input Span = [(VREF+)-(VREF-)]/32 for unipolar).

WR3-WR0 (Word Rate) [26:23] [20:7]

Word Rates apply to continuous conversion mode. In single conversion mode, an output will take three conversions to settle. Only the third output will be provided to the serial port.

Bit	WR (4.9152 MHz)	WR (4.096 MHz)	Clock Cycles
0000	120 Hz	100 Hz	(40960 XIN cycles)
0001	60 Hz	50 Hz	(81920 XIN cycles)
0010	30 Hz	25 Hz	(163840 XIN cycles)
0011	15 Hz	12.5 Hz	(327680 XIN cycles)
0100	7.5 Hz	6.25 Hz	(655360 XIN cycles)
1000	3840 Hz	3200 Hz	(1280 XIN cycles)
1001	1920 Hz	1600 Hz	(2560 XIN cycles)
1010	960 Hz	800 Hz	(5120 XIN cycles)
1011	480 Hz	400 Hz	(10240 XIN cycles)
1100	240 Hz	200 Hz	(20480 XIN cycles)
All oth	or combinations are not a	icod	

All other combinations are not used.



U/\overline{B} (Unipolar / $\overline{Bipolar}$) [22] [6]

- 0 Select Bipolar mode.
- Select Unipolar mode.

OL1-OL0 (Output Latch Bits) [21:20] [5:4]

The latch bits will be set to the logic state of these bits upon command word execution when the Logic Select bit (LS) in the configuration register is logic 0. Note that the logic outputs on the chip are powered from VA+ and VA-.

```
00 A0 = 0, A1 = 0
01 A0 = 0, A1 = 1
10 A0 = 1, A1 = 0
11 A0 = 1, A1 = 1
```

DT (Delay Time Bit) [19] [3]

When set, the converter will wait for a delay time before starting a conversion. This allows settling time for A0 and A1 outputs before a conversion begins. The delay time will be 1280 XIN cycles.

- 0 Normal mode.
- 1 Wait 1280 XIN cycles before starting conversion.

OCD (Open Circuit Detect Bit) [18] [2]

When set, this bit activates a 300 nA current source on the input channel (AIN+) selected by the channel select bits. Note that the 300nA current source is rated at 25°C. At -55°C, the current source double to approximately 600nA. This feature is particularly useful in thermocouple applications when the user wants to drive a suspected open thermocouple lead to a supply rail.

- 0 Normal mode.
- Activate current source.

NU (Not Used) [17:16] [1:0]

These bits are reserved for future upgrade.

Configuration Register

To ease the architectural design, the configuration register is thirty-two bits long, however, only nine of the thirty two bits are used. The following sections detail the bits in the configuration register.

Power Consumption

The CS5531/32/33/34 accommodate four power consumption modes: normal, low power, standby, and sleep. The normal mode, the default mode, is entered after power is applied to the ADC and typically consumes TBD mW. The low power mode is an alternate mode that reduces the consumed power to TBD mW. It is entered by setting the LPM (low power mode) bit in the configuration register to logic 1. Slightly degraded noise or linearity performance should be expected in the low power mode. The last two modes are referred to as the power

save modes. They power down most of the analog portion of the chip and stop filter convolutions. The power save modes are entered whenever the power down (PDW) bit of the configuration register is set to logic 1. The particular power save mode entered depends on state of the PSS (Power Save Select) bit. If PSS is logic 0, the converter enters the standby mode reducing the power consumption to TBD mW. The standby mode leaves the oscillator and the on-chip bias generator for the analog portion of the chip active. This allows the converter to quickly return to the normal or low power mode once PDW is set back to a logic 1. If PSS and PDW are both set to logic 1, the sleep mode is entered reducing the consumed power to around TBD µW. Since this sleep mode disables the oscillator, approximately a 20 ms oscillator start-up delay period is required



before returning to the normal or low power mode. If an external clock is used no delay is necessary.

Reset System

The reset system (RS) bit permits the user to perform a system reset. A system reset can be initiated at any time by writing a logic 1 to the RS bit in the configuration register. After a system reset cycle is complete, the reset valid (RV) bit is set indicating that the internal logic was properly reset. The RV bit is cleared after the configuration register is read. Note that the on-chip registers are initialized to the following states.

Configuration Register: 00000000(H)
Offset Registers: 00000000(H)
Gain Registers: 08000000(H)
Channel Setup Registers: 00000000(H)

Further note that after reset the RS bit automatically returns to logic 0 and the ADCs return to the command mode where they wait for a valid command.

Input Short

The input short bit allows the user to short the inputs of the instrumentation amplifier together. This is a useful function because it allows the user to easily test the grounded input performance of the ADC and eliminate the noise effects due to the external system.

Guard Signal

The guard signal bit is a bit that modifies the function of A0. When set, this bit outputs the common mode voltage of the instrumentation amplifier on A0. This feature is useful when the user wants to connect an external shield to the common mode potential of the instrumentation amplifier to protect against leakage. Figure 5 illustrates a typical connection diagram for the guard signal.




Figure 5. Guard Signal Shielding Scheme.




Figure 6. Input Reference Model when VRS = 1.




Figure 7. Input Reference Model when VRS = 0.

Voltage Reference Select

The voltage reference select (VRS) bit selects the size of the sampling capacitor used to sample the voltage reference. The bit should be set based upon the magnitude of the reference voltage to achieve optimal performance. Figures 6 and 7 model the effects on the reference's input impedance and input current for each VRS setting. As the models show, the reference includes a coarse/fine charge buffer which reduces the dynamic current demand of the external reference.



The reference's input buffer is designed to accommodate rail-to-rail (common-mode plus signal) input voltages. The differential voltage between the VREF+ and VREF- can be any voltage from 1.0 V up to VA+ (depending on how VRS is configured), however, the VREF+ cannot go above VA+ and the VREF- pin can not go below VA-. For a single-ended reference voltage, the reference voltage is input into the VREF+ pin of the converter and the VREF- pin is grounded. Note that if ±3 V supplies are used, the supplies must be established before the reference voltage.

Output Latch Pins

The A1-A0 pins of the ADCs mimic the D21-D20/D5-D4 bits of the channel-setup registers if the output latch select bit is logic 0 (default). If the

output latch select bit is logic 1 then A1-A0 mimic the output latch bit setting in the configuration register. These two options give the user a choice of allowing the latch outputs to change anytime a different CSR is selected for a conversion; or to allow the latch bits to remain latched to a fixed state (determined by the configuration register bit) for all CSR selections. In either case, A1-A0 can be used to control external multiplexers and other logic functions outside the converter. The A1-A0 outputs can sink or source at least 1 mA, but it is recommended to limit drive currents to less than 20 µA to reduce self-heating of the chip. These outputs are powered from VA+ and VA-. Their output voltage will be limited to the VA+ voltage for a logic 1 and VA- for a logic 0.



Configuration Register Descriptions

D31(MSB)	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16
PSS	PDW	RS	RV	IS	GB	VRS	A1	A0	OLS	LPM	NU	NU	NU	NU	NU
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
NU	NU	NU	NU	NU	NU	NU	NU	NU	NU	NU	NU	NU	NU	NU	NU

PSS (Power Save Select)[31]

- O Standby Mode (Oscillator active, allows quick power-up).
- 1 Sleep Mode (Oscillator inactive).

PDW (Power Down Mode)[30]

- 0 Normal Mode
- 1 Activate the power save select mode.

RS (Reset System)[29]

- 0 Normal Operation.
- Activate a Reset cycle. Bit automatically returns to logic 0 after reset.

RV (Reset Valid)[28]

- 0 Normal Operation
- System got reset. This bit is read only. Bit is cleared to logic zero after the configuration register is read.

IS (Input Short)[27]

- 0 Normal Input
- All signal input pairs for each channel are shorted internally.

GB (Guard Signal Bit)[26]

- 0 Normal Operation of A0 as an output latch.
- 1 A0's output is modified to output the common mode output voltage of the instrumentation amplifier.

VRS (Voltage Reference Select)[25]

- 0 2.5 V < $V_{RFF} \le VA+$
- 1 $1 \text{ V} \le \text{V}_{RFF} \le 2.5 \text{V}$

A1-A0 (Output Latch bits)[24:23]

The latch bits (A0 and A1) will be set to the logic state of these bits upon command word execution if the Logic Select bit (OLS) is set. Note that these logic outputs are powered from VA+ and VA-.

- 00 A0 = 0, A1 = 0
- 01 A0 = 0, A1 = 1
- 10 A0 = 1, A1 = 0
- 11 A0 = 1, A1 = 1

Output Latch Select, OLS[22]

- 0 When low, uses the Channel-Setup Register as the source of A1 and A0.
- 1 When set, uses the Configuration Register as the source of A1 and A0.

LPM (Low Power Mode)[21]

- 0 Normal Mode
- 1 Reduced Power Mode

NU (Not Used)[20:0]

24

0 Must always be logic 0. Reserved for future upgrades.



Calibration

Calibration is used to set the zero and gain slope of the ADC's transfer function. The CS5531/32/33/34 offer both self calibration and system calibration.

Note:

1) After the ADCs are reset, they are functional and can perform measurements without being calibrated (remember that the VRS bit in the configuration register must be configured). In this case, the converter will utilize the initialized values of the on-chip registers (Gain = 1.0, Offset = 0.0) to calculate output words. Any initial offset and gain errors in the internal circuitry of the chip will remain. 2) Calibrations steps each take one conversion cycle to complete. At the end of the calibration step, SDO falls low to indicate that a calibration is complete. 3) Offset calibration must be performed before gain calibration because the gain slope is referenced from the offset calibrations.

Calibration Registers

The CS5531/32/33/34 converters have an individual offset and gain register for each channel input.

The gain and offset registers, which are used during both self and system calibration, are used to set the zero and gain slope of the converter's transfer function. As shown in *Offset Register* section, one LSB in the offset register is 2^{-24} proportion of the input span (bipolar span is 2 times the unipolar span). The MSB in the offset register determines if the offset to be trimmed is positive or negative (0 positive, 1 negative). Note that the magnitude of the offset that is trimmed from the input is mapped through the gain register. The converter can typically trim ± 100 percent of the input span. As shown in the *Gain Register* section, the gain register spans from 0 to $(32 - 2^{-22})$. The decimal equivalent meaning of the gain register is

$$D = b_{D28} 2^{4} + (b_{D27} 2^{3} + b_{D26} 2^{2} + \dots + b_{N} 2^{-N}) = b_{D28} 2^{4} + \sum_{i=0}^{N} b_{i} 2^{-i}$$

where the binary numbers have a value of either zero or one (b_{D28} corresponds to bit D28).

Gain Register

MSB	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16
NU	NU	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰	2 ⁻¹	2 ⁻²	2 ⁻³	2 ⁻⁴	2 ⁻⁵	2 ⁻⁶	2 ⁻⁷	2 ⁻⁸
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	LSB
D15	D14 2 ⁻¹⁰	D13 2 ⁻¹¹	D12 2 ⁻¹²	D11 2 ⁻¹³	D10 2 ⁻¹⁴	D9 2 ⁻¹⁵	D8 2 ⁻¹⁶	D7 2 ⁻¹⁷	D6 2 ⁻¹⁸	D5 2 ⁻¹⁹	D4 2 ⁻²⁰	D3 2 ⁻²¹	D2 2 ²²	D1 2 ⁻²³	LSB 2 ⁻²⁴

The gain register span is from 0 to (32-2⁻²⁴). After Reset D24 is 1, all other bits are '0'.

Offset Register

MSB	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16
Sign	2-2	2 ⁻³	2-4	2 ⁻⁵	2 ⁻⁶	2 ⁻⁷	2 ⁻⁸	2 ⁻⁹	2 ⁻¹⁰	2 ⁻¹¹	2 ⁻¹²	2 ⁻¹³	2-14	2 ⁻¹⁵	2 ⁻¹⁶
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	LSB
D15 2 ⁻¹⁷	D14 2 ⁻¹⁸	D13 2 ⁻¹⁹	D12 2 ⁻²⁰	D11 2 ⁻²¹	D10 2 ⁻²²	D9 2 ⁻²³	D8 2 ⁻²⁴	D7	D6 NU	D5 NU	D4 NU	D3 NU	D2 NU	D1 NU	LSB NU

One LSB represents 2⁻²⁴ proportion of the input span (bipolar span is 2 times unipolar span). Offset and data word bits align by MSB. After reset, all bits are '0'.



Performing Calibrations

To perform a calibration the user must send a command byte with its MSB=1, its pointer bits (CSRP2-CSRP0) set to address the desired Setup to calibrate, and the appropriate calibration bits (CC2-CC0) set to choose the type of calibration to be performed. Note that calibration assumes that the CSRs have been previously initialized because the information concerning the physical channel, its filter rate, gain range, and polarity, comes from the channel-setup register being addressed by the pointer bits in the command byte. Once the CSRs are initialized, a calibration can be performed with one command byte.

Once a calibration cycle is complete, SDO falls and the results are stored in either the gain or offset register for the physical channel being calibrated. Note that if additional calibrations are performed on the same physical channel referenced by a different Setups with different filter rates, gain ranges, or conversion modes, the last calibration results will replace the effects from the previous calibration as only one offset and gain register is available per physical channel. Further note that only one calibration is performed with each command byte. To calibrate all the channels additional calibration commands are necessary.

Self Calibration

The CS5531/32/33/34 offer both self offset and self gain calibrations. For the self-calibration of offset, the converters internally tie the inputs of the amplifier together and routes them to the AIN- pin as shown in Figure 8. For proper self-calibration of offset to occur, the AIN pins must be at the proper common-mode-voltage as specified in the *Analog Characteristics* section.

For self-calibration of gain, the differential inputs of the modulator are connected to VREF+ and VREF- as shown in Figure 9. Self-calibration of gain is performed in the GAIN = 1x mode without




Figure 8. Self Calibration of Offset.




Figure 9. Self Calibration of Gain.

regard to the setup register's gain setting. Gain errors in the PGIA gain steps 2x through 32x are not calibrated as this would require an accurate low voltage source other than the reference voltage.

A system calibration of gain should be performed if accurate gains are to be achieved on the 2x through 32x ranges.

System Calibration

For the system calibration functions, the user must supply the converters calibration signals which represent ground and full scale. When a system offset calibration is performed, a ground reference signal must be applied to the converters. Figure 10 illustrates system offset calibration.

As shown in Figure 11, the user must input a signal representing the positive full scale point to perform a system gain calibration. In either case, the calibration signals must be within the specified calibration limits for each specific calibration step (refer to the *System Calibration Specifications*).






Figure 10. System Calibration of Offset.




Figure 11. System Calibration of Gain.

Calibration Tips

Calibration steps are performed at the output word rate selected by the WR2-WR0 bits of the channel setup registers. Since higher word rates result in conversion words with more peak-to-peak noise, calibration should be performed at lower output word rates. Also, to minimize digital noise near the device, the user should wait for each calibration step to be completed before reading or writing to the serial port.

For maximum accuracy, calibrations should be performed for both offset and gain (selected by changing the G2-G0 bits of the channel-setup registers). Note that only one gain range can be calibrated per physical channel. And if factory calibration of the user's system is performed using the system calibration capabilities of the CS5531/32/33/34, the offset and gain register contents can be read by the

system microcontroller and recorded in EEPROM. These same calibration words can then be uploaded into the offset and gain registers of the converter when power is first applied to the system, or when the gain range is changed.

Note that if a user wants to use uncalibrated conversions, the uncalibrated gain accuracy is ± 1 percent. Further note that the gain tracking from range to range is not affected by calibration. Gain tracking from range to range is 0.1 percent.

Limitations in Calibration Range

System calibration can be limited by signal headroom in the analog signal path inside the chip as discussed under the Analog Input section of this data sheet. For gain calibration, the full scale input signal can be reduced to the point in which the gain register reaches its upper limit of (32-2⁻⁶⁴ decimal). Under nominal conditions, this occurs with a full scale input signal equal to about 1/32 the nominal full scale. With the converter's intrinsic gain error, this full scale input signal may be higher or lower. In defining the minimum Full Scale Calibration Range (FSCR) under Analog Characteristics, margin is retained to accommodate the intrinsic gain error. Alternatively the input full scale signal can be increased to a point in which the modulator reaches its 1's density limit of 90 percent, which under nominal condition occurs when the full scale input signal is 1.1 times the nominal full scale. With the chip's intrinsic gain error, this input full scale input signal maybe higher or lower. In defining the maximum FSCR, margin is again incorporated to accommodate the intrinsic gain error.



Performing Conversions

The CS5531/32/33/34 offers two modes of performing conversions. The three sections that follow detail the differences and provide examples illustrating how to use the conversion modes with the channel-setup registers.

Single Conversion Mode (MC = 0)

Based on the information provided in the channelsetup registers (CSRs), a single conversion is performed after the user transmits the single conversion command. The command byte includes a pointer address to the Setup register to be used during the conversion. Once transmitted, the serial port enters data mode where it waits until a conversion is complete. After the conversion is done, SDO falls to logic 0. Forty SCLKs are then needed to read the conversion. The first 8 SCLKs are used to clear the SDO flag. During the first 8 SCLKs, SDI must be logic 0. The last 32 SCLKs are needed to read the conversion result. Note that the user is forced to read the conversion in single conversion mode as SDO will remain low (i.e. the serial port is in data mode) until SCLK transitions 40 times. After reading the data, the serial port returns to the command mode, where it waits for a new command to be issued.

Note:

In single conversion mode only fully settled data conversions are output to the data conversion register. Since the converter uses a Sinc⁵ filter for the 3840 Hz word rate, the effective word rate in the single conversion mode will be 1/5 the normal rate (3840/5 which is 768 Hz, XIN = 4.9152 MHz). Since the converter uses a Sinc³ filter for all other rates, their effective rates will be cut by 1/3 as three conversion are required to fully settle the Sinc³ filter.

Multiple Conversions Mode (MC = 1)

Based on the information provided in the channelsetup registers (CSRs), a single conversion is repeatedly performed using the Setup register contents pointed to by the conversion command. The command byte includes a pointer address to the Setup register to be used during the conversion. Once transmitted, the serial port enters data mode where it waits until a conversion is complete. After the conversion is done, SDO falls to logic 0. Forty SCLKs are then needed to read the conversion. The first 8 SCLKs are used to clear the SDO flag. The last 32 SCLKs are needed to read the conversion result. If '00000000' is provided to SDI during the first 8 SCLKs when the SDO flag is cleared, the converter remains in this conversion mode and continues to convert the selected channel using the same CSR Setup. While in this mode, not every conversion word needs to be read. The user needs only to read the conversion words required for the application as SDO rises and falls to indicate the availability of a new conversion. Note that if a conversion is not read it will be lost and replaced by a new conversion. To exit this conversion mode the user must provide '11111111' to the SDI pin during the first 8 SCLKs. If the user decides to exit, 32 SCLKs are required to clock out the last conversion before the converter will return to the command mode.

Use of Pointers in Command Byte

Any time a calibration or conversion command is issued (C, MC, and CC2-CC0 bits must be properly set), the CSRP2-CSRP0 bits in the command byte are used as pointers to address one of the Setups in the channel-setup registers (CSRs). Table 1 details the address decoding of the pointer the bits.

(CSRP2-CSRP0)	CSR Location	Setup
000	CSR #1	1
001	CSR #1	2
010	CSR #2	3
011	CSR #2	4
100	CSR #3	5
101	CSR #3	6
110	CSR#4	7
111	CSR #4	8

Table 1. Command Byte Pointer Table



The examples that follow detail situations that a user might encounter when acquiring a conversion or calibrating the converter. These examples assume that the CSRs are programmed with the following physical channel order: 4, 1, 1, 2, 4, 3, 4, 4.

A physical channel is defined as the actual input channel (AIN1 to AIN4) to which an external signal is connected.

Example 1: single conversion with Setup 1. The command issued is '10000000'. These settings instruct the converter to perform a single conversion with Setup 1's settings as CSRP2 - CSRP0 = '000' (which happens to be physical channel 4 in this example). After the command is received and decoded the ADC performs a conversion on physical channel 4 and then SDO falls to indicate that the conversion is complete. To read the conversion, 40 SCLKs are then required. Once acquired, the serial port returns to the command mode.

Example 2: continuous conversion with Setup 3. The command issued is '11010000'. These settings instruct the converter to perform continuous conversions with Setup 3's settings as CSRP2 - CSRP0 = '010' (which happens to be physical channel 1 in this example). After the command is received and decoded the ADC performs a conversion on physical channel 1 and then SDO falls to indicate that the conversion is complete. The user now has three options. The user can acquire the conversion and remain in this mode, acquire the conversion and exit this mode, or ignore the conversion and wait for a new conversion at the next update interval.

Example 3: calibration with Setup 4. The command issued is '10011001'. These settings instruct the converter to perform a self offset calibration with Setup 4's settings as CSRP2 - CSRP0 = '011'

(which happens to be physical channel 2 in this example). After the command is received and decoded the ADC performs a self offset calibration on physical channel 2 and then SDO falls to indicate that the calibration is complete. To perform additional calibrations, more commands have to be issued.

Note:

The CSRs need not be written. If they are not initialized, all the Setups point to their default settings irrespective of the single conversion, multiple single conversion, or calibration mode (i.e conversion can be performed, but only physical channel 1 will be converted). Further note that filter convolutions are reset (i.e. flushed) if consecutive conversions are performed on two different physical channels. If consecutive conversions are performed on the same physical channel, the filter is not reset. This allows the ADCs to more quickly settle full scale step inputs.

Conversion Output Coding

The CS5531/32/33/34 output 16-bit (CS5531/33) and 24-bit (CS5532/34) data conversion words. To read a conversion word the user must read the conversion data register. The conversion data register is 32 bits long and outputs the conversions MSB first. The last byte of the conversion data register contains data monitoring flags. The channel indicator (CI) bits keep track of which physical channel was converted and the overrange flag (OF) monitors to determine if a valid conversion was performed. Refer to the *Conversion Data Register Descriptions* section for more details.

The CS5531/32/33/34 output data conversions in binary format when operating in unipolar mode and in two's complement when operating in bipolar mode. Refer to the *Output Coding* section for more details.



Conversion Data Register Descriptions

CS5531/33 (16-BIT CONVERSIONS)

D31(MSB)	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16
MSB	14	13	12	11	10	9	8	7	6	5	4	3	2	1	LSB
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

CS5532/34 (24-BIT CONVERSIONS)

D31(MSB)	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16
MSB	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

Conversion Data Bits [31:16 for CS5531/33; 31:8 for CS5532/34]

These bits depict the latest output conversion.

NU (Not Used) [15:3 for CS5531/33; 7:3 for CS5532/34]

These bits are masked logic zero.

OF (Over-range Flag Bit)

- 0 Bit is clear when over-range condition has not occurred (read only).
- Bit is set when input signal is more positive than the positive full scale, more negative than zero (unipolar mode) or when the input is more negative than the negative full scale (bipolar mode).

CI (Channel Indicator Bits) [1:0]

These bits indicate which physical input channel was converted.

00 Physical Channel 1
01 Physical Channel 2
10 Physical Channel 3
11 Physical Channel 4



Output Coding

CS5531/33 16-Bit Output Coding

CS5532/34 24-Bit Output Coding

Unipolar Input Voltage	Offset Binary	Bipolar Input Voltage	Two's Complement	Unipolar Input Voltage	Offset Binary	Bipolar Input Voltage	Two's Complement
>(VFS-1.5 LSB)	FFFF	>(VFS-1.5 LSB)	7FFF	>(VFS-1.5 LSB)	FFFFFF	>(VFS-1.5 LSB)	7FFFF
VFS-1.5 LSB	FFFF		7FFF	VFS-1.5 LSB	FFFFFF		7FFFFF
		VFS-1.5 LSB				VFS-1.5 LSB	
	FFFE		7FFE		FFFFFE		7FFFE
VFS/2-0.5 LSB	8000		0000	VFS/2-0.5 LSB	800000		000000
		-0.5 LSB				-0.5 LSB	
	7FFF		FFFF		7FFFF		FFFFFF
+0.5 LSB	0001		8001	+0.5 LSB	000001		800001
		-VFS+0.5 LSB				-VFS+0.5 LSB	
	0000		8000		000000		800000
<(+0.5 LSB)	0000	<(-VFS+0.5 LSB)	8000	<(+0.5 LSB)	000000	<(-VFS+0.5 LSB)	800000

Note: VFS in the table equals the voltage between ground and full scale for any of the unipolar gain ranges, or the voltage between \pm full scale for any of the bipolar gain ranges. See text about error flags under overrange conditions.

Table 2. Output Coding for 16-bit CS5531/33 and 24-bit CS5532/34.

Digital Filter

The CS5531/32/33/34 have linear phase digital filters which are programmed to achieve a range of output word rates (OWRs) as stated in the *Channel-Setup Register Descriptions* section. The ADCs use a Sinc⁵ digital filter to output word rates at 3840 Hz (XIN = 4.9152 MHz). Other output word rates are achieved by using a Sinc³ filter with a programmable decimation (see Figure 12). The Sinc³ is active for all output word rates except for the 3840 Hz (XIN = 4.9152 MHz) rate.

The converter's digital filters scale with XIN. For example, with an output word rate of 120 Hz, the filter's corner frequency is typically 31 Hz. If XIN is increased to 5.0 MHz, the OWR increases by 1.0175 percent and the filter's corner frequency moves to 31.54 Hz. Note that the converter isn't specified to run at XIN clock frequencies greater than 5 MHz.

Clock Generator

The CS5531/32/33/34 include an on-chip inverting amplifier which can be connected with an external crystal to provide the master clock for the chip. The




Figure 12. Digital Filter Response (Word Rate = 60 Hz).

Frequency (Hz)	Notch Depth (dB)	Frequency (Hz)	Minimum Attenuation (dB)
50 (XIN = 4.096MHz)	TBD	TBD	TBD
60 (XIN = 4.9152MHz)	TBD	TBD	TBD

Table 3. Filter Notch Attenuation.

chips are designed to operate using a 4.9152 MHz crystal; however, other crystal with frequencies between 1 MHz to 5 MHz can be used. One lead of the crystal should be connected to XIN and the other to XOUT. Lead lengths should be minimized to reduce stray capacitance. Note that while using the on chip oscillator, XOUT is not designed to direct-



ly drive any off chip logic. When the on chip oscillator is used, the voltage on XOUT is typically 1/2 V peak-to-peak. This signal is not compatible with external logic unless additional external circuitry is added.

The designer can use an external CMOS compatible oscillator to drive XIN with a 1 MHz to 5 MHz clock for the ADC. In this scheme, XOUT is left unconnected.

Power Supply Arrangements

The CS5531/32/33/34 are designed to operate from single or dual analog supplies and a single digital supply. The following power supply connections are possible:

Figure 13 illustrates the CS5532 connected with a single +5.0 V supply to measure differential inputs relative to a common mode of 2.5 V. Figure 14 illustrates the CS5532 connected with ± 2.5 V bipolar analog supplies and a +3 V to +5 V digital supply

to measure ground referenced bipolar signals. Figure 15 illustrates the CS5532 connected with ± 3 V analog supplies and a +3 V digital supply to measure ground referenced bipolar signals.

Figure 16 illustrates alternate bridge configurations which can be measured with the converter. Voltage V1 can be measured with the PGIA gain set to 1x as the input amplifier on this gain setting can go rail-to-rail. Voltage V2 should be measured with the PGIA gain set at 2x or higher as the instrumentation amplifier used on these gain ranges achieves lower noise. Its input cannot measure rail-to-rail.

Getting Started

This part has several features. From a software prospective, what should be done first? Since no power-on-reset function is provided on the CS5531/32/33/34, the user must first initialize the ADC to a known state. This is accomplished by resetting the ADC's serial port with the Serial Port Initialization sequence. This sequence resets the serial port to the command mode and is accomplished by transmitting 15 SYNC1 command bytes (0xFF hexadecimal), followed by one SYNC0 command (0xFE hexadecimal). Once the ADC is in a known




Figure 13. CS5532 Configured with a Single +5 V Supply.






Figure 14. CS5532 Configured with ±2.5 V Analog Supplies.




Figure 15. CS5532 Configured with ±3 V Analog Supplies.

state (in this case the command mode), the user must reset all the internal logic by performing a system reset. This is accomplished by setting the Reset System (RS) bit in the configuration register. After a system reset cycle is complete, the RS bit is automatically returned to logic 0, all on-chip logic is initialized to its proper state, and the ADC is returned to the command mode where it waits for the next valid command to execute. The next action is to initialize the voltage reference mode. The voltage reference select (VRS) bit in the configuration register must be set based upon the magnitude of

the reference voltage between the VREF+ and the VREF- pins.

After this, initialize the channel-setup registers (CSRs) as these registers determine how calibrations and conversions will be performed. Once the CSRs are initialized, the user has three options in calibrating the ADC: 1) don't calibrate and use the default settings; 2) perform self or system calibrations; or 3) upload previously saved calibration results to the offset and gain registers. Once






Figure 16. Bridge with Series Resistors.

calibrated, the ADC is ready to perform conversions.

PCB Layout

The CS5531/32/33/34 should be placed entirely over an analog ground plane with both the AGND and DGND pins of the device connected to the an-


alog plane. Place the analog-digital plane split immediately adjacent to the digital portion of the chip.

Note: See the CDB5531/32/33/34 data sheet for suggested layout details and Applications Note 18 for more detailed layout guidelines. Before layout, please call for our Free Schematic Review Service.



PIN DESCRIPTIONS

			\ /		
	DIFFERENTIAL ANALOG INPUT	AIN1+	1 • 20	AIN2+	DIFFERENTIAL ANALOG INPUT
	DIFFERENTIAL ANALOG INPUT	AIN1-	2 CS5531/2	AIN2-	DIFFERENTIAL ANALOG INPUT
ΑN	PLIFIER CAPACITOR CONNECT	C1 [3 18	VREF+	VOLTAGE REFERENCE INPUT
ΑN	PLIFIER CAPACITOR CONNECT	C2 [4 17	VREF-	VOLTAGE REFERENCE INPUT
	POSITIVE ANALOG POWER	VA+	5 16	DGND	DIGITAL GROUND
	NEGATIVE ANALOG POWER	VA-	6 15	VD+	POSITIVE DIGITAL POWER
	LOGIC OUTPUT (ANALOG)	A0	7 14	CS	CHIP SELECT
	LOGIC OUTPUT (ANALOG)	A1 [8 13	SDI	SERIAL DATA INPUT
	CRYSTAL OUT	XOUT	9 12	SDO	SERIAL DATA OUT
	CRYSTAL IN	XIN	10 11	SCLK	SERIAL CLOCK INPUT
				T	



Clock Generator

XIN; XOUT - Crystal In; Crystal Out.

An inverting amplifier inside the chip is connected between these pins and can be used with a crystal to provide the master clock for the device. Alternatively, an external (CMOS compatible) clock (powered relative to VD+) can be supplied into the XIN pin to provide the master clock for the device.

Control Pins and Serial Data I/O

CS - Chip Select.

When active low, the port will recognize SCLK. When high the SDO pin will output a high impedance state. \overline{CS} should be changed when SCLK = 0.



SDI - Serial Data Input.

SDI is the input pin of the serial input port. Data will be input at a rate determined by SCLK.

SDO - Serial Data Output.

SDO is the serial data output. It will output a high impedance state if $\overline{CS} = 1$.

SCLK - Serial Clock Input.

A clock signal on this pin determines the input/output rate of the data for the SDI/SDO pins respectively. This input is a Schmitt trigger to allow for slow rise time signals. The SCLK pin will recognize clocks only when \overline{CS} is low.

A0, A1 - Logic Outputs (Analog).

The logic states of A0-A1 mimic the states of the D22/D10-D23/D11 bits of the channel-setup register. Logic Output 0 = VA-, and Logic Output 1 = VA+.

Measurement and Reference Inputs

AIN1+, AIN1-, AIN2+, AIN2- AIN3+, AIN3-, AIN4+, AIN4- - Differential Analog Input.

Differential input pins into the CS5531.

VREF+, VREF- - Voltage Reference Input.

Fully differential inputs which establish the voltage reference for the on-chip modulator.

C1, C2 - Amplifier Capacitor Inputs.

Connections for the instrumentation amplifier's capacitor.

Power Supply Connections

VA+ - Positive Analog Power.

Positive analog supply voltage.

VD+ - Positive Digital Power.

Positive digital supply voltage (nominally +3.0 V or +5 V).

VA- - Negative Analog Power.

Negative analog supply voltage.

DGND - Digital Ground.

Digital Ground.



SPECIFICATION DEFINITIONS

Linearity Error

The deviation of a code from a straight line which connects the two endpoints of the ADC transfer function. One endpoint is located 1/2 LSB below the first code transition and the other endpoint is located 1/2 LSB beyond the code transition to all ones. Units in percent of full-scale.

Differential Nonlinearity

The deviation of a code's width from the ideal width. Units in LSBs.

Full Scale Error

The deviation of the last code transition from the ideal [{(VREF+) - (VREF-)} - 3/2 LSB]. Units are in LSBs.

Unipolar Offset

The deviation of the first code transition from the ideal (1/2 LSB above the voltage on the AIN- pin.). When in unipolar mode (U/\overline{B} bit = 1). Units are in LSBs.

Bipolar Offset

The deviation of the mid-scale transition (111...111 to 000...000) from the ideal (1/2 LSB below the voltage on the AIN- pin). When in bipolar mode (U/ \overline{B} bit = 0). Units are in LSBs.


ORDERING GUIDE

Model Number	Bits	Channels	Linearity Error (Max)	Temperature Range	Package
CS5531-AP	16	2	±0.003%	-40°C to +85°C	20-pin 0.3" Plastic DIP
CS5531-AS	16	2	±0.003%	-40°C to +85°C	20-pin 0.2" Plastic SSOP
CS5532-BP	24	2	±0.0015%	-40°C to +85°C	20-pin 0.3" Plastic DIP
CS5532-BS	24	2	±0.0015%	-40°C to +85°C	20-pin 0.2" Plastic SSOP
CS5533-AP	16	4	±0.003%	-40°C to +85°C	24-pin 0.3" Skinny Plastic DIP
CS5533-AS	16	4	±0.003%	-40°C to +85°C	24-pin 0.2" Plastic SSOP
CS5534-BP	24	4	±0.0015%	-40°C to +85°C	24-pin 0.3" Skinny Plastic DIP
CS5534-BS	24	4	±0.0015%	-40°C to +85°C	24-pin 0.2" Plastic SSOP



PACKAGE DRAWINGS

20 PIN PLASTIC (PDIP) PACKAGE DRAWING




	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
А	0.155	0.180	3.94	4.57	
A1	0.020	0.040	0.51	1.02	
b	0.015	0.022	0.38	0.56	
b1	0.050	0.065	1.27	1.65	
С	0.008	0.015	0.20	0.38	
D	0.960	1.040	24.38	26.42	
Е	0.240	0.260	6.10	6.60	
е	0.095	0.105	2.41	2.67	
eA	0.300	0.325	7.62	8.25	
L	0.125	0.150	3.18	3.81	
∝	0°	15°	0°	15°	

Notes: 1. Positional tolerance of leads shall be within 0.25 mm (0.010 in.) at maximum material condition, in relation to seating plane and each other.

- 2. Dimension eA to center of leads when formed parallel.
- 3. Dimension E does not include mold flash.



24 PIN SKINNY (PDIP) PACKAGE DRAWING




	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.155	0.180	3.94	4.57	
A1	0.020	0.040	0.51	1.02	
b	0.014	0.022	0.36	0.56	
b1	0.040	0.065	1.02	1.65	
С	0.008	0.015	0.20	0.38	
D	1.235	1.265	31.37	32.13	
Е	0.240	0.260	6.10	6.60	
е	0.095	0.105	2.41	2.67	
eA	0.300	0.325	7.62	8.25	
L	0.125	0.150	3.18	3.81	
~	0°	15°	0°	15°	


Notes: 1. Positional tolerance of leads shall be within 0.25 mm (0.010 in.) at maximum material condition, in relation to seating plane and each other.

- 2. Dimension eA to center of leads when formed parallel.
- 3. Dimension E does not include mold flash.



20 PIN SSOP PACKAGE DRAWING







	INC	HES	MILLIM	NOTE	
DIM	MIN	MAX	MIN	MAX	
Α		0.084		2.13	
A1	0.002	0.010	0.05	0.25	
A2	0.064	0.074	1.62	1.88	
b	0.009	0.015	0.22	0.38	2,3
D	0.272	0.295	6.90	7.50	1
Е	0.291	0.323	7.40	8.20	
E1	0.197	0.220	5.00	5.60	1
е	0.024	0.027	0.61	0.69	
L	0.025	0.040	0.63	1.03	
∞	0°	8°	0°	8°	

- Notes: 1. "D" and "E1" are reference datums and do not included mold flash or protrusions, but do include mold mismatch and are measured at the parting line, mold flash or protrusions shall not exceed 0.20 mm per side.
 - 2. Dimension "b" does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.13 mm total in excess of "b" dimension at maximum material condition. Dambar intrusion shall not reduce dimension "b" by more than 0.07 mm at least material condition.
 - 3. These dimensions apply to the flat section of the lead between 0.10 and 0.25 mm from lead tips.



24 PIN SSOP PACKAGE DRAWING





	INC	HES	MILLIM	NOTE	
DIM	MIN	MAX	MIN	MAX	
Α		0.084		2.13	
A1	0.002	0.010	0.05	0.25	
A2	0.064	0.074	1.62	1.88	
b	0.009	0.015	0.22	0.38	2,3
D	0.311	0.335	7.90	8.50	1
Е	0.291	0.323	7.40	8.20	
E1	0.197	0.220	5.00	5.60	1
е	0.024	0.027	0.61	0.69	
Ĺ	0.025	0.040	0.63	1.03	
∞	0°	8°	0°	8°	

- Notes: 1. "D" and "E1" are reference datums and do not included mold flash or protrusions, but do include mold mismatch and are measured at the parting line, mold flash or protrusions shall not exceed 0.20 mm per side
 - 2. Dimension "b" does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.13 mm total in excess of "b" dimension at maximum material condition. Dambar intrusion shall not reduce dimension "b" by more than 0.07 mm at least material condition.
 - 3. These dimensions apply to the flat section of the lead between 0.10 and 0.25 mm from lead tips.



A STITIST MANAGEMENT OF THE PROPERTY OF THE PR