

August 1991

**N-Channel Enhancement-Mode
Power MOS Field-Effect Transistor**
Features


- 1.25A, 400V
- $r_{DS(on)} = 3.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description


The 2N6786 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The 2N6786 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package

 TO-205AF
BOTTOM VIEW

Terminal Diagram

N-CHANNEL ENHANCEMENT MODE


Absolute Maximum Ratings ($T_C = +25^\circ C$) Unless Otherwise Specified

	2N6786	UNITS
Drain-Source Voltage	V_{DS}	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	V_{DGR}	V
Continuous Drain Current		
$T_C = +25^\circ C$	I_D	1.25*
$T_C = +100^\circ C$	I_D	0.8*
Pulsed Drain Current	I_{DM}	5.5*
Gate-Source Voltage	V_{GS}	$\pm 20^\circ$
Continuous Source Current	I_S	1.25*
Pulse Source Current	I_{SM}	5.5*
Maximum Power Dissipation		
$T_C = +25^\circ C$ (See Figure 14)	P_D	15*
Above $T_C = +25^\circ C$, Derate Linearly (See Figure 14)		0.12*
Inductive Current, Clamped	I_{LM}	5.5
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150*
Maximum Lead Temperature for Soldering	T_L	300*
(0.063" (1.6mm) from case for 10s)		°C
CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.		°C

*JEDEC registered values

4

 N-CHANNEL
POWER MOSFETS

Specifications 2N6786

ELECTRICAL CHARACTERISTICS at $T_c = 25^\circ C$ (Unless Otherwise Specified)

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		Min.	Typ.	Max.	
Drain-Source Breakdown Voltage BV_{DSS}	$V_{GS} = 0 V, I_D = 0.25 \text{ mA}$	400*	—	—	V
Gate Threshold Voltage $V_{GS(\text{th})}$	$V_{GS} = V_{DS}, I_D = 0.5 \text{ mA}$	2.0*	—	4.0*	
Gate-Source Leakage Forward I_{GS}	$V_{GS} = 20 V, V_{DS} = 0 V$	—	—	100*	nA
Gate-Source Leakage Reverse I_{GS}	$V_{GS} = -20 V, V_{DS} = 0 V$	—	—	100*	
Zero-Gate Voltage Drain Current I_{DS}	$V_{DS} = 400 V, V_{GS} = 0 V$	—	—	250*	μA
	$V_{DS} = 320 V, V_{GS} = 0 V, T_c = 125^\circ C$	—	—	1000*	
On-State Voltage ^a $V_{DS(on)}$	$V_{GS} = 10 V, I_D = 1.25 \text{ A}$	—	—	4.5*	V
Static Drain-Source On-State Resistance ^a $r_{DS(on)}$	$V_{GS} = 10 V, I_D = 0.8 \text{ A}, T_A = 25^\circ C$	—	3.3	3.6*	Ω
	$V_{GS} = 10 V, I_D = 0.8 \text{ A}, T_A = 125^\circ C$	—	—	7.92*	
Diode Forward Voltage ^a V_{SD}	$T_c = 25^\circ C, I_S = 1.25 \text{ A}, V_{GS} = 0 V$	0.6*	—	1.4*	V
Forward Transconductance ^a g_{FS}	$V_{GS} = 5 V, I_D = 0.8 \text{ A}$	0.7*	1.2	2.1*	S(U)
Input Capacitance C_{iss}	$V_{GS} = 0 V, V_{DS} = 25 V, f = 1 \text{ MHz}$ See Fig. 10	60*	135	200*	pF
Output Capacitance C_{oss}		15*	35	50*	
Reverse Transfer Capacitance C_{rss}		2*	8	15*	
Turn-On Delay Time $t_{d(on)}$	$V_{DD} \approx 170 V, I_D = 0.8 \text{ A}, Z_o = 50 \Omega$	—	—	15*	ns
Rise Time t_r	See Fig. 15. (MOSFET switching times are essentially independent of operating temperature.)	—	—	20*	
Turn-Off Delay Time $t_{d(off)}$		—	—	35*	
Fall Time t_f		—	—	30*	
Safe Operating Area SOA	$V_{DS} = 200 V, I_D = 75 \text{ mA}$, See Fig. 16.	15	—	—	W
	$V_{DS} = 12 V, I_D = 1.25 \text{ A}$, See Fig. 16.	15	—	—	

THERMAL RESISTANCE

Junction-to-Case R_{JUC}	—	—	8.33*	$^\circ\text{C}/\text{W}$
Junction-to-Ambient R_{JUA}	—	—	175	

SOURCE-DRAIN DIODE SWITCHING CHARACTERISTICS (TYPICAL)

Reverse Recovery Time t_{rr}	$T_J = 150^\circ C, I_F = 1.25 \text{ A}, dI_F/dt = 100 \text{ A}/\mu\text{s}$	380	ns
Reverse Recovered Charge Q_{RR}	$T_J = 150^\circ C, I_F = 1.25 \text{ A}, dI_F/dt = 100 \text{ A}/\mu\text{s}$	2.7	μC
Forward Turn-On Time t_{on}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_s + L_d$.		

* JEDEC registered value.

^aPulse Test: Pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.

2N6786




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Fig. 12 - Typical on-resistance vs. drain current.






Fig. 13 - Maximum drain current vs. case temperature.




92GS-44133

Fig. 14 - Power vs. temperature derating curve.




92GS-44134



NOTES:
 WHEN MEASURING RISE TIME, $V_{GS(ON)}$ SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME, $V_{GS(OFF)}$ SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TEST RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

92GS-44135

Fig. 15 - Switching time test circuit.



NOTES:
 1. SET V_{DS} TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1- μ s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE V_{GS} UNTIL THE SPECIFIED VALUE OF I_D AND V_{DS} ARE OBTAINED. CASE TEMPERATURE = 25°C.
 2. SELECT R_S SUCH THAT $I_D \cdot R_S = 2.5 \pm 1$ Vdc.

92GS-44136

Fig. 16 - Safe operating test circuit.