

MOTOROLA

SEMICONDUCTOR

TECHNICAL DATA

Advance Information

4M x 1 CMOS Dynamic RAM

Page Mode

The MCM514100 is a 0.8 μ CMOS high-speed, dynamic random access memory. It is organized as 4,194,304 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM514100 requires only 11 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 350-mil-wide J-lead small outline package, and a 100-mil zig-zag in-line package (ZIP).


- Three-State Data Output
- Common I/O with Early Write
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Output
- $\overline{\text{RAS}}$ Only Refresh
- $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM514100 = 16 ms
MCM51L4100 = 128 ms
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}):
MCM514100-80 and MCM51L4100-80 = 80 ns (Max)
MCM514100-10 and MCM51L4100-10 = 100 ns (Max)
- Low Active Power Dissipation:
MCM514100-80 and MCM51L4100-80 = 550 mW (Max)
MCM514100-10 and MCM51L4100-10 = 468 mW (Max)
- Low Standby Power Dissipation:
MCM514100 and MCM51L4100 = 11 mW (Max, TTL Levels)
MCM514100 = 5.5 mW (Max, CMOS Levels)
MCM51L4100 = 2.2 mW (Max, CMOS Levels)

MCM514100

MCM51L4100



J PACKAGE
PLASTIC
SMALL OUTLINE
CASE 822A



Z PACKAGE
PLASTIC
ZIG-ZAG IN-LINE
CASE 836

PIN NAMES

A0-A10	Address Input
D	Data Input
Q	Data Output
$\overline{\text{W}}$	Read/Write Enable
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
VCC	Power (+5 V)
VSS	Ground
NC	No Connection

PIN ASSIGNMENT

SMALL OUTLINE

D	1	26	VSS
$\overline{\text{W}}$	2	25	Q
$\overline{\text{RAS}}$	3	24	$\overline{\text{CAS}}$
NC	4	23	NC
A10	5	22	A9
A0	9	18	A8
A1	10	17	A7
A2	11	16	A6
A3	12	15	A5
VCC	13	14	A4


ZIG-ZAG IN-LINE

A9	1	2	$\overline{\text{CAS}}$
Q	3	4	VSS
D	5	6	$\overline{\text{W}}$
$\overline{\text{RAS}}$	7	8	A10
NC	9	10	NC
A0	11	12	A1
A2	13	14	A3
VCC	15	16	A4
A5	17	18	A6
A7	19	20	A8

This document contains information on a new product. Specifications and information herein are subject to change without notice.



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	-1 to +7	V
Voltage Relative to V_{SS} for Any Pin Except V_{CC}	V_{in}, V_{out}	-1 to +7	V
Data Out Current	I_{out}	50	mA
Power Dissipation	P_D	600	mW
Operating Temperature Range	T_A	0 to +70	°C
Storage Temperature Range	T_{stg}	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = 0 \text{ to } 70^\circ\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	V_{CC}	4.5	5.0	5.5	V	1
	V_{SS}	0	0	0		
Logic High Voltage, All Inputs	V_{IH}	2.4	—	6.5	V	1
Logic Low Voltage, All Inputs	V_{IL}	-1.0	—	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V_{CC} Power Supply Current MCM514100-80 and MCM51L4100-80, $t_{RC} = 150 \text{ ns}$ MCM514100-10 and MCM51L4100-10, $t_{RC} = 180 \text{ ns}$	I_{CC1}	—	100 85	mA	2
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I_{CC2}	—	2.0	mA	
V_{CC} Power Supply Current During \overline{RAS} only Refresh Cycles ($\overline{CAS} = V_{IH}$) MCM514100-80 and MCM51L4100-80, $t_{RC} = 150 \text{ ns}$ MCM514100-10 and MCM51L4100-10, $t_{RC} = 180 \text{ ns}$	I_{CC3}	—	100 85	mA	2
V_{CC} Power Supply Current During Fast Page Mode Cycle ($\overline{RAS} = V_{IL}$) MCM514100-80 and MCM51L4100-80, $t_{PC} = 50 \text{ ns}$ MCM514100-10 and MCM51L4100-10, $t_{PC} = 60 \text{ ns}$	I_{CC4}	—	60 50	mA	2, 4
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$)	I_{CC5}	—	1.0 400	mA μA	
V_{CC} Power Supply Current During \overline{CAS} Before \overline{RAS} Refresh Cycle MCM514100-80 and MCM51L4100-80, $t_{RC} = 150 \text{ ns}$ MCM514100-10 and MCM51L4100-10, $t_{RC} = 180 \text{ ns}$	I_{CC6}	—	100 85	mA	2
V_{CC} Power Supply Current, Battery Backup Mode—MCM51L4100 only ($t_{RC} = 125 \mu\text{s}$; $t_{RAS} = 1 \mu\text{s}$; $\overline{CAS} = \overline{CAS}$ Before \overline{RAS} Cycle or 0.2 V ; $A0-A10, \overline{W}$, $D = V_{CC} - 0.2 \text{ V}$ or 0.2 V)	I_{CC7}	—	500	μA	
Input Leakage Current ($0 \text{ V} \leq V_{in} \leq 6.5 \text{ V}$)	$I_{lkg(I)}$	-10	10	μA	
Output Leakage Current ($\overline{CAS} = V_{IH}$, $0 \text{ V} \leq V_{out} \leq 5.5 \text{ V}$)	$I_{lkg(O)}$	-10	10	μA	
Output High Voltage ($I_{OH} = -5 \text{ mA}$)	V_{OH}	2.4	—	V	
Output Low Voltage ($I_{OL} = 4.2 \text{ mA}$)	V_{OL}	—	0.4	V	

CAPACITANCE ($f = 1.0 \text{ MHz}$, $T_A = 25^\circ\text{C}$, $V_{CC} = 5 \text{ V}$, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit	Notes
Input Capacitance	A0-A10, D \overline{RAS} , \overline{CAS} , \overline{W}	5	pF	3
		7	pF	3
Output Capacitance ($\overline{CAS} = V_{IH}$ to Disable Output)	Q	7	pF	3

NOTES:

- All voltages referenced to V_{SS} .
- Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t / \Delta V$.
- Measured with one address transition per page mode cycle.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V ± 10%, T_A=0 to 70°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symbol		MCM514100-80 MCM51L4100-80		MCM514100-10 MCM51L4100-10		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RELREL}	t _{RC}	150	—	180	—	ns	5
Read-Write Cycle Time	t _{RELREL}	t _{RWC}	175	—	210	—	ns	5
Page Mode Cycle Time	t _{CELCEL}	t _{PC}	50	—	60	—	ns	
Page Mode Read-Write Cycle Time	t _{CELCEL}	t _{PRWC}	75	—	90	—	ns	
Access Time from $\overline{\text{RAS}}$	t _{RELQV}	t _{RAC}	—	80	—	100	ns	6, 7
Access Time from $\overline{\text{CAS}}$	t _{CELOV}	t _{CAC}	—	20	—	25	ns	6, 8
Access Time from Column Address	t _{AVQV}	t _{AA}	—	40	—	50	ns	6, 9
Access Time from Precharge $\overline{\text{CAS}}$	t _{CEHQV}	t _{CPA}	—	45	—	55	ns	6
$\overline{\text{CAS}}$ to Output in Low-Z	t _{CELOX}	t _{CLZ}	0	—	0	—	ns	6
Output Buffer and Turn-Off Delay	t _{CEHQZ}	t _{OFF}	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t _T	t _T	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t _{REHREL}	t _{RP}	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RELREH}	t _{RAS}	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t _{RELREH}	t _{RASP}	80	200,000	100	200,000	ns	
$\overline{\text{RAS}}$ Hold Time	t _{CELREH}	t _{RSH}	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time	t _{RELCEH}	t _{CSH}	80	—	100	—	ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CELCEH}	t _{CAS}	20	10,000	25	10,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RELCEL}	t _{RCD}	20	60	25	75	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RELAV}	t _{RAD}	15	40	20	50	ns	12
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{CEHREL}	t _{CRP}	5	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CEHCEL}	t _{CP}	10	—	10	—	ns	
Row Address Setup Time	t _{AVREL}	t _{ASR}	0	—	0	—	ns	
Row Address Hold Time	t _{RELAX}	t _{RAH}	10	—	15	—	ns	
Column Address Setup Time	t _{AVCEL}	t _{ASC}	0	—	0	—	ns	
Column Address Hold Time	t _{CELAX}	t _{CAH}	15	—	20	—	ns	
Column Address Hold Time Referenced to $\overline{\text{RAS}}$	t _{RELAX}	t _{AR}	60	—	75	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t _{AVREH}	t _{RAL}	40	—	50	—	ns	

(continued)

NOTES:

- V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- An initial pause of 200 μs is required after power-up followed by 8 $\overline{\text{RAS}}$ cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (−200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.


READ, WRITE, AND READ-WRITE CYCLES (Continued)

Parameter	Symbol		MCM514100-80 MCM51L4100-80		MCM514100-10 MCM51L4100-10		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max		
Read Command Setup Time	t _{WHCEL}	t _{RCS}	0	—	0	—	ns	
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{CEHWX}	t _{RCH}	0	—	0	—	ns	13
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t _{REHWX}	t _{RRH}	0	—	0	—	ns	13
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{CELWH}	t _{WCH}	15	—	20	—	ns	
Write Command Hold Time Referenced to $\overline{\text{RAS}}$	t _{RELWH}	t _{WCR}	60	—	75	—	ns	
Write Command Pulse Width	t _{WLWH}	t _{WP}	15	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{WLREH}	t _{RWL}	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{WLCEH}	t _{CWL}	20	—	25	—	ns	
Data in Setup Time	t _{DVCEL}	t _{DS}	0	—	0	—	ns	14
Data in Hold Time	t _{CELDX}	t _{DH}	15	—	20	—	ns	14
Data in Hold Time Referenced to $\overline{\text{RAS}}$	t _{RELDX}	t _{DHR}	60	—	75	—	ns	
Refresh Period	MCM514100 MCM51L4100	t _{RVRV} t _{RFSH}	—	16 128	—	16 128	ms	
Write Command Setup Time	t _{WLCEL}	t _{WCS}	0	—	0	—	ns	15
$\overline{\text{CAS}}$ to Write Delay	t _{CELWL}	t _{CWD}	20	—	25	—	ns	15
$\overline{\text{RAS}}$ to Write Delay	t _{RELWL}	t _{RWD}	80	—	100	—	ns	15
Column Address to Write Delay Time	t _{AVWL}	t _{AWD}	40	—	50	—	ns	15
$\overline{\text{CAS}}$ Precharge to Write Delay Time (Page Mode)	t _{CEHWL}	t _{CPWD}	45	—	55	—	ns	15
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	t _{RELCEL}	t _{CSR}	5	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	t _{RELCEH}	t _{CHR}	15	—	20	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Active Time	t _{REHCEL}	t _{RPC}	0	—	0	—	ns	
$\overline{\text{CAS}}$ Precharge Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Counter Test	t _{CEHCEL}	t _{CPT}	40	—	50	—	ns	
Write Command Set Up Time (Test Mode)	t _{WLREL}	t _{WTS}	10	—	10	—	ns	
Write Command Hold Time (Test Mode)	t _{RELWH}	t _{WTH}	10	—	10	—	ns	
Write to $\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t _{WHREL}	t _{WRP}	10	—	10	—	ns	
Write to $\overline{\text{RAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t _{RELWL}	t _{WRH}	10	—	10	—	ns	


NOTES:

- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{W}}$ leading edge in read-write cycles.
- t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), t_{AWD} ≥ t_{AWD} (min), and t_{CPWD} ≥ t_{CPWD} (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




FAST PAGE MODE READ-WRITE CYCLE




RAS ONLY REFRESH CYCLE
(\overline{W} and A10 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE
(A0 to A10 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to assure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate 11-bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 bit locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the 4M RAM: **\overline{RAS} only refresh cycle, \overline{CAS} before \overline{RAS} refresh cycle, and page mode.** All three are discussed in separate sections that follow.

READ CYCLE

The DRAM can be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESSING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}), t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the \overline{RAS} and \overline{CAS} clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. However, \overline{CAS} must be active before or at t_{RCD} maximum to guarantee valid data out (Q) at t_{RAC} (access time from \overline{RAS} active transition). If the t_{RCD} maximum is exceeded, read access time is determined by the \overline{CAS} clock active transition (t_{CAC}).

The \overline{RAS} and \overline{CAS} clocks must remain active for a minimum time of t_{RAS} and t_{CAS} respectively, to complete the read cycle. \overline{W} must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after \overline{RAS} or \overline{CAS} inactive transition, respectively, to maintain the data at that bit location. Once \overline{RAS} transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the

next active cycle. Q is valid, but not latched, as long as the \overline{CAS} clock is active. When the \overline{CAS} clock transitions to inactive, the output will switch to High Z (three-state).

WRITE CYCLE

The user can write to the DRAM with any of four cycles; early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention.

A late write cycle occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, $(t_{RCD} + t_{CWD} + t_{RWL} + 2t_T) \leq t_{RAS}$, if other timing minimums (t_{RCD} , t_{RWL} and t_T) are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but Q may be indeterminate—see note 15 of AC operating conditions table. \overline{RAS} and \overline{CAS} must remain active for t_{RWL} and t_{CWL} , respectively, after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} minimum after the \overline{CAS} active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the 4M dynamic RAM. Read access time in page mode (t_{CAC}) is typically half the regular \overline{RAS} clock access time, t_{RAC} . Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and V_{IL} . The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new-column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum of t_{CP} , while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (t_{PC} or t_{PRWC}). Either a read, write,

or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP} . Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM514100 require refresh every 16 milliseconds, while refresh time for the MCM51L4100 is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM514100, and 124.8 microseconds for the MCM51L4100. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM514100 and 128 milliseconds on the MCM51L4100.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decoded. Three other methods of refresh, **RAS-only refresh**, **CAS before RAS refresh**, and **hidden refresh** are available on this device for greater system flexibility.

\overline{RAS} -Only Refresh

\overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before \overline{RAS} Refresh

CAS before \overline{RAS} refresh is enabled by bringing \overline{CAS} active before \overline{RAS} . This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh

cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRH} after \overline{RAS} active transition to prevent switching the device into a test mode cycle.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1.) \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode cycle) as in \overline{CAS} before \overline{RAS} refresh.

\overline{CAS} BEFORE \overline{RAS} REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a **CAS before RAS refresh counter test**. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See **CAS before RAS refresh counter test cycle** timing diagram.

The test can be performed after a minimum of 8 \overline{CAS} before \overline{RAS} initialization cycles. Test procedure:

1. Write "0"s into all memory cells with normal write mode.
2. Select a column address, read "0" out and write "1" into the cell by performing the **CAS before RAS refresh counter test, read-write cycle**. Repeat this operation 1024 times.
3. Read the "1"s which were written in step 2 in normal read mode.
4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the **CAS before RAS refresh counter test, read-write cycle**. Repeat this operation 1024 times.
5. Read "0"s which were written in step 4 in normal read mode.
6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device (512K × 8) allows it to be tested as if it were a 512K × 1 DRAM. Nineteen of the twenty two addresses are used when operating the device in test mode. Row address A10, and column addresses A0 and A10 are ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of the eight 512K blocks (B0–B7) in parallel. External data out is determined by

the internal test mode logic of the device. See truth table and test mode block diagram following.

Test mode is enabled by performing a test mode cycle (see test mode timing diagram and parameter specifications table). Test mode is disabled by a **RAS** only refresh cycle or **CAS** before **RAS** refresh cycle. The test mode performs refresh with the internal refresh counter like a **CAS** before **RAS** refresh.

Test Mode Truth Table

D	B0	B1	B2	B3	B4	B5	B6	B7	Q
0	0	0	0	0	0	0	0	0	1
1	1	1	1	1	1	1	1	1	1
—	Any Other								0

TEST MODE**AC OPERATING CONDITIONS AND CHARACTERISTICS**

($V_{CC}=5.0\text{ V} \pm 10\%$, $T_A=0\text{ to }70^\circ\text{C}$, Unless Otherwise Noted)


READ, WRITE, AND READ-MODIFY-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symbol		MCM514100-80 MCM51L4100-80		MCM514100-10 MCM51L4100-10		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RELREL}	t_{RC}	155	—	185	—	ns	5
Read-Write Cycle Time	t_{RELREL}	t_{RWC}	180	—	215	—	ns	5
Page Mode Cycle Time	t_{CELCEL}	t_{PC}	55	—	65	—	ns	
Page Mode Read-Write Cycle Time	t_{CELCEL}	t_{PRWC}	80	—	95	—	ns	
Access Time from \overline{RAS}	t_{RELOV}	t_{RAC}	—	85	—	105	ns	6, 7
Access Time from \overline{CAS}	t_{CELOV}	t_{CAC}	—	25	—	30	ns	6, 8
Access Time from Column Address	t_{AVOV}	t_{AA}	—	45	—	55	ns	6, 9
Access Time from Precharge \overline{CAS}	t_{CEHVV}	t_{CPA}	—	50	—	60	ns	6
\overline{RAS} Pulse Width	t_{RELREH}	t_{RAS}	85	10,000	105	10,000	ns	
\overline{RAS} Pulse Width (Fast Page Mode)	t_{RELREH}	t_{RASP}	85	200,000	105	200,000	ns	
\overline{RAS} Hold Time	t_{CELREH}	t_{RSH}	25	—	30	—	ns	
\overline{CAS} Hold Time	t_{RELCEH}	t_{CSH}	85	—	105	—	ns	
\overline{CAS} Pulse Width	t_{CELCEH}	t_{CAS}	25	10,000	30	10,000	ns	
Column Address to \overline{RAS} Lead Time	t_{AVREH}	t_{RAL}	45	—	55	—	ns	
\overline{CAS} to Write Delay	t_{CELWL}	t_{CWD}	25	—	30	—	ns	10
\overline{RAS} to Write Delay	t_{RELWL}	t_{RWD}	85	—	105	—	ns	10
Column Address to Write Delay Time	t_{AVWL}	t_{AWD}	45	—	55	—	ns	10
\overline{CAS} Precharge to Write Delay Time (Page Mode)	t_{CEHWL}	t_{CPWD}	50	—	60	—	ns	10


NOTES:

1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
2. An initial pause of 200 μs is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
4. AC measurements $t_T = 5.0\text{ ns}$.
5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
6. Measured with a current load equivalent to 2 TTL ($-200\ \mu\text{A}$, $+4\ \text{mA}$) loads and 100 pF with the data output trip points set at $V_{OH} = 2.0\ \text{V}$ and $V_{OL} = 0.8\ \text{V}$.
7. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$.
8. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
9. Assumes that $t_{RAD} \geq t_{RAD}(\text{max})$.
10. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$, and $t_{CPWD} \geq t_{CPWD}(\text{min})$ (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

TEST MODE BLOCK DIAGRAM




TEST MODE CYCLE
(D and A0 to A10 are Don't Care)




www.DataSheet4U.com

**ORDERING INFORMATION
(Order by Full Part Number)**




Full Part Numbers —	MCM514100J80	MCM514100J80R2	MCM514100Z80
	MCM514100J10	MCM514100J10R2	MCM514100Z10
	MCM51L4100J80	MCM51L4100J80R2	MCM51L4100Z80
	MCM51L4100J10	MCM51L4100J10R2	MCM51L4100Z10

www.DataSheet4U.com

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not authorized for use as components in life support devices or systems intended for surgical implant into the body or intended to support or sustain life. Buyer agrees to notify Motorola of any such intended end use whereupon Motorola shall determine availability and suitability of its product or products for the use intended. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

PACKAGE DIMENSIONS


J PACKAGE PLASTIC CASE 822A-01



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	17.02	17.27	0.670	0.680
B	8.77	9.01	0.345	0.355
C	3.26	3.75	0.128	0.148
D	0.41	0.50	0.016	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27 BSC		0.050 BSC	
K	0.64	—	0.025	—
L	2.54 BSC		0.100 BSC	
N	0.89	1.14	0.035	0.045
P	9.66	9.90	0.380	0.390
R	7.88	8.25	0.310	0.325
S	0.77	1.01	0.030	0.040

- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION A & B INCLUDE MOLD MISMATCH AND ARE DETERMINED AT THE PARTING LINE.
 5. DIM R TO BE DETERMINED AT DATUM -T-.
 6. FOR LEAD IDENTIFICATION PURPOSES, PIN POSITIONS 6, 7, 8, 19, 20, & 21 ARE NOT USED.

Z PACKAGE ZIG-ZAG IN-LINE CASE 836-01



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	25.70	25.77	1.012	1.014
B	8.64	8.73	0.340	0.344
C	2.80	2.90	0.111	0.114
D	0.45	0.55	0.018	0.021
G	1.17	1.37	0.047	0.053
H	2.44	2.64	0.097	0.103
J	0.272	0.278	0.0107	0.0109
K	3.38	3.42	0.133	0.134
M	0°	4°	0°	4°
S	9.83	9.89	0.387	0.389

- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.
 EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.
 ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong.
 JAPAN: Nippon Motorola Ltd.; 3-20-1 Minamiazabu, Minato-ku, Tokyo 106 Japan.

014248 X - X



MOTOROLA

MCM514100•MCM51L4100

A24263 PRINTED IN USA 8/89 IMPERIAL LITHO C66323 18,000 MDS H2H