

CMOS Programmable Electrically Erasable Logic Device

PEEL™20C610

T-46-19-07


Features

- Advanced CMOS EEPROM Technology
- High Performance with Low Power Consumption
 - -tpD =25ns max, tcO =15ns max
 - $-I_{CC}=65mA + 0.5mA/MHz$
- EE Reprogrammability
 - -Superior programming and functional yield
 - -Low cost windowless package
 - -Erases and programs in seconds
- Development and Programming Support
 - -Third-party software and programmers
 - —Gould PEEL Development System with APEEL™
 Logic Assembler
- Architectural Flexibility
 - -92 product term × 44 input AND array
 - -Up to 22 inputs and 10 outputs
 - -Independently programmable
 - 12-configuration I/O macrocells
 - -Synchronous preset, asynchronous clear
 - -Independent programmable output enables

- Application Versatility
 - -Replaces random SSI/MSI logic
 - -Emulates 24-pin bipolar PAL devices
 - —Convert 24-pin PAL and EPLD designs with Gould software
 - -Superset compatible with the CMOS PALC20G10

General Description

The Gould PEEL20CG10 is a CMOS Programmable Electrically Erasable Logic Device that provides a high-performance, low-power, reprogrammable, and architecturally enhanced alternative to conventional programmable logic devices (PLDs). Designed in advanced CMOS EEPROM technology, the PEEL20CG10 rivals speed parameters of comparable bipolar PLDs while dramatically improving power consumption. EE reprogrammability simplifies inventory management, reduces development and field retrofit costs, enhances testability to ensure 100% field programmability and function, while allowing for low-cost "windowless" packaging in a 24-pin, 300-mil DIP.




T-46-19-07

PEEL™20CG10

The PEEL20CG10's flexible architecture and Gould's JEDEC file translator allows the PEEL20CG10 to replace bipolar 24-pin PAL devices without the need to rework the existing design. Applications for the PEEL20CG10 include: replacement of random SSI/MSI logic circuitry; emulation of 24-pin bipolar PAL devices; and user cus-

tomized sequential and combinational functions such as counters, shift registers, state machines, address decoders, multiplexers, etc. Development and programming support for the PEEL20CG10 is provided by Gould and third-party manufacturers.





PEEL™20CG10

Function Description

The PEEL20CG10 implements logic functions as sumof-products expressions in a programmable-AND/fixed-OR logic array. User-defined functions are created by programming the connections of input signals into the array. User-configurable output structures in the form of I/O macrocells further increase logic flexibility.

Architecture Overview

The PEEL20CG10 architecture is illustrated in the block diagram of figure 2. Twelve dedicated inputs and 10 I/Os provide up to 22 inputs and 10 outputs for creation of logic functions. At the core of the device is a programmable electrically-erasable AND array which drives a fixed OR array. With this structure the PEEL20CG10 can implement up to 10 sum-of-products logic expressions.

Associated with each of the 10 OR functions is an I/O macrocell which can be independently programmed to one of 12 different configurations. The programmable macrocells allow each I/O to create sequential or combinational logic functions of active-high or active-low polarity, while providing three different feedback paths into the AND array.

AND/OR Logic Array

The programmable AND array of the PEEL20CG10 (shown in figure 3) is formed by input lines intersecting. product terms. The input lines and product terms are used as follows:

44 Input Lines:

24 input lines carry the true and compliment of the signals applied to the 12 input pins

20 additional lines carry the true and compliment values of feedback or input signals from the ten I/Os

92 product terms:

80 product terms (8 per I/O) used to form logical sums

- 10 output enable terms (one for each I/O)
- 1 global synchronous present term
- 1 global asynchronous clear term

At each input-line/product-term intersection there is an EEPROM memory cell which determines whether or not there is a logical connection at that intersection. Each product term is essentially a 44-input AND gate. A

product term which is connected to both the true and compliment of an input signal will always be FALSE and thus will not affect the OR function that it drives. When all the connections on a product term are opened, a don't care state exists and that term will always be TRUE.

When programming the PEEL20CG10, the device programmer first performs a bulk erase to instantly remove the previous pattern. The erase cycle opens every logical connection in the array. The device is configured to perform the user-defined function by programming selected connections in the AND array. (Note that PEEL device programmers automatically program all of the connections on unused product terms so that they will have no effect on the output function.)

Programmable I/O Macrocell

The unique twelve-configuration output macrocell provides complete control over the architecture of each output. The ability to configure each output independently permits users to tailor the configuration of the PEEL20CG10 to the precise requirements of their designs.

Macrocell Architecture

Each I/O macrocell, as shown in figure 4, consists of a D-type flip-flop and two signal-select multiplexers. The configurations of each macrocell is determined by the four EEPROM bits controlling these multiplexers. These bits determine: output polarity; output type (registered or non-registered); and input/feedback path (bi-directional I/O, combinational feedback, or register feedback). Refer to table 1 for details.

Equivalent circuits for the twelve macrocell configurations are illustrated in figure 5. In addition to emulating the four PAL-type output structures (configurations 3, 4, 9 and 10) the macrocell provides eight configurations that are unavailable in any PAL device. When creating a PEEL device design, the desired macrocell configuration generally is specified explicitly in the design file. When the design is assembled or compiled, the macrocell configuration bits are defined in the last lines of the JEDEC programming file.

Output Type

The signal from the OR array can be fed directly to the output pin or latched in the D-type flip-flop (registered function). The D-type flip-flop latches data on the rising



AMI Semiconductors

46-19-07

PEEL™20CG10

edge of the clock and is controlled by the global preset and clear terms. When the synchronous preset term is satisfied, the Q output of the register will be set HIGH at the next rising edge of the clock input. Satisfying the asynchronous clear term will set Q LOW, regardless of the clock state. If both terms are satisfied simultaneously, the clear will override the preset.

Output Polarity

Each macrocell can be configured to implement activehigh or active-low logic. Programmable polarity eliminates the need for external inverters.

Output Enable

The output of each I/O macrocell can be enabled or disabled under the control of its associated programmable output enable product term. When the logical conditions programmed on the ouput enable term are satisfied, the output signal is propagated to the I/O pin. Otherwise, the output buffer is driven into the highimpedance state.

Under the control of the output enable term, the I/O pin can function as a dedicated input, a dedicated output, or a bi-directional I/O. Opening every connection on the output enable term will permanently enable the output buffer and yield a dedicated output. Conversely, if every connection is intact, the enable term will always be

logically false and the I/O will function as a dedicated input.

Input/Feedback Select


The PEEL20CG10 macrocell also provides control over the feedback path. The input/feedback signal associated with each I/O macrocell may be obtained from three different locations: from the I/O pin (bidirectional I/O); directly from the Q output of the flipflop (registered feedback) or directly from the OR gate (combinational feedback).

Bi-directional I/O

The input/feedback signal is taken from the I/O pin when using the pin as a dedicated input or as a bi-directional I/O. (Note that it is possible to create a registered output function with bi-directional I/O.)

Combinational Feedback

The signal-select multiplexer gives the macrocell the ability to feedback the output of either the OR gate, bypassing the ouput buffer, regardless of whether the output function is registered or combinational. This feature allows the creation of asynchronous latches, even when the output must be disabled, (Refer to configurations 5, 6, 7, and 8 in figure 5.)





T-46-19-07

Figure 5. Equivalent Circuits for the Twelve Configurations of the PEEL20CG10 I/O Macrocell.




Table 1. PEEL20CG10 Macrocell Configuration Bits

C	Configuration						
#	Α	8	С	D	Input/Feedback Select	Output Select	
	0	0	1	0	Bi-Directional VO	Register	Active Low
2		0	1	0	Bi-Directional I/O	Register	Active High
3	0	1	0	0	Bi-Directional I/O	Combinatorial	Active Low
4	1	1	0	0	Bi-Directional I/O	Combinatorial	Active High
5_	0	0	_1	1	Combinational Feedback	Register	Active Low
6	1	0	1	1	Combinational Feedback	Register.	Active High
7	0	1	1_	1	Combinational Feedback	Combinatorial	Active Low
8	1	_1	1	1	Combinational Feedback	Combinatorial	Active High
9	0	0	0	0	Register Feedback	Register	Active Low
10	1	0	0	0	Register Feedback	Register	Active High
11	0	1	1_	0	Register Feedback	Combinatorial	Active Low
12	1	1	1	0	Register Feedback	Combinatorial	Active High

AMI semiconductors

T-46-19-07

PEEL™20CG10

Registered Feedback

Feedback also can be taken from the register, regardless of whether the output function is to be combinational or registered. When implementing combinational output function, registered feedback allows for the internal latching of states without giving up the use of the external output.

Design Security

The PEEL20CG10 provides a special EEPROM security bit that prevents unauthorized reading or copying of designs programmed into the device. The security bit is set by the PLD programmer, either at the conclusion of the programming cycle or as a separate step, after the device has been programmed. Once the security bit is set it is impossible to verify (read) or program the PEEL until the entire device has first been erased with the bulkerase function.

Signature Word

The signature word feature allows a 24-bit code to be programmed into the PEEL20CG10. This code then can be read back even after the security bit has been set. The signature word can be used to identify the pattern that has been programmed into the device or to record the date of programming, design revision, etc.

Absolute Maximum Ratings Exposure to absolute maximum ratings over extended periods of time may affect device reliability. Exceeding absolute maximum ratings may cause permanent damage.

Symbol	Parameter	Conditions	Rating	Unit	
V _{CC}	Supply Voltage	Relative to GND	-0.5 to +7.0	V	
V _I , V ₀	Voltage Applied to Any Pin ³	Relative to GND ^{1,2}	-0.5 to V _{CC} +0.6	٧	
Ю	Output Current	Per pin (I _{OL} , I _{OH})	±25	mA	
T _{ST}	Storage Temperature		-65 to +125	*C	
T _{LT}	Lead Temperature	Soldering 10 seconds	+300	*C	

Operation Ranges

Symbol	Alternate Source Symbol*	Parameter	Conditions	Min	Max	Unit
V _{cc}	V _{cc}	Supply Voltage	Commercial	4.75	5.25	٧
TA	T _A	Ambient Temperature	Commercial	0	70	*C
TR		Clock Rise Time	See Note 4		250	пѕ
F _F		Clock Fall Time	See Note 4		250	ns
T _{RVCC}		V _{CC} Rise Time	See Note 4	,	10	ms

T-46-19-07

PFFI ™200610

D.C. Electrical Characteristics Over the operating range.

Symbol	Alternate Source Symbol*	Parameter	Conditions	Min	Max	Unit
V _{OH}	V _{OH}	Output HIGH Voltage—TTL	V _{CC} =Min, I _{OH} =-4.0mA	2.4		V
V _{OL}	V _{OL}	Output LOW Voltage-TTL	V _{CC} =Min, I _{OI} =8mA		0.5	v
V _{IH}	V _{IH}	Input HIGH Level		2.0	V _{CC} +0.3	v
V _{IL}	V _{!L}	input LOW Level		-0.3	0.8	v
lix	l _{IX}	Input Leakage Current	V _{CC} =Max, GND≤V _{IN} ≤V _{CC}		±10	μA
oz	l _{oz}	Output Leakage Current	I/0=High-Z, GND≤V ₀ ≤V _{CC}		±10	<u>μ</u> Α
sc	l _{sc}	Output Short Circuit Current	V _{CC} =Max, V _O =0.5V ¹⁰	-30	-90	mA
CCST	l _{cc}	V _{CC} Current, Standby, TTL	V _{IN} =V _{IL} or V _{IH} ⁵		55	mA
CCAT	lcc	V _{CC} Current, Active, TTL	V _{IN} =V _{IL} or V _{IH} ¹¹ All Inputs Open		I _{CCST} + 0.5mA/MHz	mA
CIN ⁸	C _{IN}	Input Capacitance	T _A =25°C, V _{CC} =5.0V @ f=1MHz		6	pF
ол 8	C _{OUT}	Output Capacitance	T _A =25°C, V _{CC} =5.0V @ f=1MHz		12	pF

^{&#}x27;Alternate source symbols are shown for convenience of those who wish to compare the specifications of the PEEL22CG10 against the specifications of other placements.

A.C. Electrical Characteristics Over the Operating Range⁹.

Symbol	Alternate Source Symbol*	Parameter	20CG10-25		20CG10-35		Ť
		T diameter		Max	Min	Max	Unit
t _{PO}	t _{PD}	Input ⁶ or feedback to non-registered output		25		35	ns
t _{OE}	t _{EA}	Input ⁶ to output enable ⁷	1	25		30	ns
t _{oo}	t _{ER}	Input ⁶ to output disable ⁷	 	25		30	ns
t _{CO1}	tco	Clock to output	 	15		20	ns
t _{C02}		Clock to combinational output delay via internal registered feedback		30	 	40	ns
t _{sc}	ts	Input ⁶ or feedback setup to clock	15		30	10-	ns
t _{HC}	t _H	Input ⁶ hold after clock	0		0		IIS IIS
t _{CL} , t _{CH}	t _w	Clock width—clock low time, clock high time ⁴	12		15		ns
t _{CP1}		Clock period (register feedback to registered output via internal path)	25		45	·	ns
f _{max1}		Maximum clock frequency (1/t _{CP1})	40		22.2		MHz
f _{CP2}	tь	Clock period (t _{SC} +t _{CO1})	30		50		ns
тах2	f _{max}	Maximum clock frequency (1/t _{GP2})	33.3		20		MHz
t _{AW}	t _{AW}	Asynchronous clear pulse width	25	: -	25		
t _{AP}	t _{AP}	Input ⁶ to Asynchronous Reset	1 20	25	20	35	ns
t _{AR}	t _{AR}	Asynchronous Reset Recovery Time	 	25			ns
RESET		Power-on reset time for registers in clear state ⁴		5		35 5	ns μs

^{&#}x27;Alternate source symbols are shown for convenience of those who wish to compare the specifications of the PEEL22CG10 against the specifications of other pin-