## 128Mb (2M×4Bank×16) Synchronous DRAM

#### **Features**

- Fully Synchronous to Positive Clock Edge
- Single 1.7V-1.95V Power Supply
- LVTTL Compatible with Multiplexed Address
- Programmable Burst Length (B/L) 1, 2, 4, 8 or Full Page
- Programmable CAS Latency (C/L) 3
- · Data Mask (DQM) for Read / Write Masking
- Programmable Wrap Sequence
  - Sequential (B/L = 1/2/4/8/full Page)
- Interleave (B/L = 1/2/4/8)
- Burst Read with Single-bit Write Operation
- All Inputs are Sampled at the Rising Edge of the System Clock
- Auto Refresh and Self Refresh
- 4,096 Refresh Cycles / 64ms (15.625us)

## Description


The EM488M1644LBC is Synchronous Dynamic Random Access Memory (SDRAM) organized as 2Meg words x 4 banks by 16 bits. All inputs and outputs are synchronized with the positive edge of the clock.

The 128Mb SDRAM uses synchronized pipelined architecture to achieve high speed data transfer rates and is designed to operate at 1.8V low power memory system. It also provides auto refresh with power saving / down mode. All inputs and outputs voltage levels are compatible with LVTTL.

Available packages: FBGA 54B.

## **Ordering Information**

Part No	Organization	Max. Freq	Package	Grade	Pb
EM488M1644LBC-6F	8M X 16	166MHz @CL3	54B FBGA	Commercial	Free



<sup>\*</sup> EOREX reserves the right to change products or specification without notice.

# Ball Assignment

## 54 ball 0.8mm pitch FBGA (8mm x 8mm)


					Top Viev	v			
	1	2	3	4	5	6	7	8	9
Α	V <sub>SS</sub>	DQ15	Vssq				V <sub>DDQ</sub>	DQ0	V <sub>DD</sub>
В	DQ14	DQ13	VDDQ				Vssq	DQ2	DQ1
С	DQ12	DQ11	V <sub>SSQ</sub>				V <sub>DDQ</sub>	DQ4	DQ3
D	DQ10	DQ9	$V_{DDQ}$				V <sub>SSQ</sub>	DQ6	) (DQ5)
Е	DQ8	NC	$\bigvee_{\mathbb{V}_{\mathbb{S}\mathbb{S}}}$				$V_{DD}$	LDQM	DQ7
F	UDQM	CLK	CKE				(CAS	/RAS	) (WE)
G	NC	$A_{11}$	$\bigcirc$ A <sub>9</sub>				$oxed{BA_0}$	BA <sub>1</sub>	) (/CS)
Н	$\bigcirc$ A <sub>8</sub>	$\bigcirc$ A <sub>7</sub>	$\bigcirc$ A <sub>5</sub>				$A_0$	$A_1$	A <sub>10</sub>
J	V <sub>SS</sub>	A <sub>5</sub>	$A_4$				$A_3$	$A_2$	) (V <sub>DD</sub>

# Pin Description (Simplified)

Name	Function
OLIC	(System Clock)
CLK	Master clock input (Active on the positive rising edge)
/CS	(Chip Select)
/03	Selects chip when active
	(Clock Enable)
CKE	Activates the CLK when "H" and deactivates when "L".
OKL	CKE should be enabled at least one cycle prior to new command. Disable input buffers for
	power down in standby.
	(Address)
	Row address (A0 to A11) is determined by A0 to A11 level at the bank active command
	cycle CLK rising edge.
	CA (CA0 to CA8) is determined by A0 to A8 level at the read or write command cycle CLK
A0~A11	rising edge.
	And this column address becomes burst access start address. A10 defines the pre-charge
	mode. When A10= High at the pre-charge command cycle, all banks are pre-charged.
	But when A10= Low at the pre-charge command cycle, only the bank that is selected by
	BA0/BA1 is pre-charged.
BA0, BA1	(Bank Address)
	Selects which bank is to be active.
/DAC	(Row Address Strobe)
/RAS	Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.
	(Column Address Strobe)
/CAS	Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables
/0/10	column access.
	(Write Enable)
/WE	Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables
/***	column access.
	(Data Input/Output Mask)
UDQM/LDQM	DQM controls I/O buffers.
700 7017	(Data Input/Output)
DQ0~DQ15	DQ pins have the same function as I/O pins on a conventional DRAM.
	(Power Supply/Ground)
$V_{DD}/V_{SS}$	V <sub>DD</sub> and V <sub>SS</sub> are power supply pins for internal circuits.
\/ \/\	(Power Supply/Ground)
$V_{DDQ}/V_{SSQ}$	V <sub>DDQ</sub> and V <sub>SSQ</sub> are power supply pins for the output buffers.
NO	(No Connection)
NC	This pin is recommended to be left No Connection on the device.

# Capacitance ( $V_{CC}$ =1.8V, f=1MHz, $T_A$ =25 $^{\circ}C$ )

Symbol	Parameter	Max.	Units
Cı	Input Capacitance for CLK, CKE, Address, /CS, /RAS, /CAS, /WE, DQML, DQMU	4.0	pF
Co	Input/Output Capacitance	6.0	pF



# Recommended DC Operating Conditions ( $T_A$ =-0 °C ~+70 °C)

Symbol	Parameter	Min.	Тур.	Max.	Units
$V_{DD}$	Power Supply Voltage	1.7	1.8	1.95	V
$V_{DDQ}$	Power Supply Voltage (for I/O Buffer)	1.7	1.8	1.95	V
$V_{IH}$	Input Logic High Voltage	0.8*VDDQ	•	V <sub>DD</sub> +0.3	V
$V_{IL}$	Input Logic Low Voltage	-0.3		0.2*VDDQ	V

Note: \* All voltages referred to V<sub>SS</sub>.

## Recommended DC Operating Conditions

 $(V_{DD}=1.7V-1.95V, T_{A}=0 \, ^{\circ}C \sim 70 \, ^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Max.	Units
I <sub>CC1</sub>	Operating Current (Note 1)	50	mA	
I <sub>CC2P</sub>	Precharge Standby Current in Power Down Mode	CKE≤V <sub>IL</sub> (max.), t <sub>CK</sub> =10ns	0.2	mA
I <sub>CC2N</sub>	Precharge Standby Current in Non-power Down Mode	CKE≥V <sub>IL</sub> (min.), t <sub>CK</sub> =10ns, /CS≥V <sub>IH</sub> (min.) Input signals are changed one time during 30ns	10	mA
I <sub>CC3P</sub>	Active Standby Current in Power Down Mode	CKE≤V <sub>IL</sub> (max.), t <sub>CK</sub> =10ns	2	mA
I <sub>CC3N</sub>	Active Standby Current in Non-power Down Mode		20	mA
I <sub>CC4</sub>	Operating Current (Burst Mode) (Note 2)	t <sub>CCD</sub> ≥2CLKs, I <sub>OL</sub> =0mA	50	mA
I <sub>CC5</sub>	Auto Refresh Current (Note 3)	t <sub>RC</sub> ≥t <sub>RC</sub> (min.)	100	mA
		CKE≤0.2V, 4 Banks, tCK=∞	0.25	mA
I <sub>CC6</sub>	Self Refresh Current	CKE≤0.2V, 2 Banks, tCK=∞	0.2	mA
		CKE≤0.2V, 1 Banks, tCK=∞	0.18	mA
I <sub>CC7</sub>	Deep power down.	tCK=∞	0.01	mA

<sup>\*</sup>All voltages referenced to  $V_{\text{SS}}$ .

**Note 1:**  $I_{CC1}$  depends on output loading and cycle rates. Specified values are obtained with the output open. Input signals are changed only one time during  $I_{CK}$  (min.)

Note 2:  $I_{CC4}$  depends on output loading and cycle rates. Specified values are obtained with the output open. Input signals are changed only one time during  $I_{CK}$  (min.)

Note 3: Input signals are changed only one time during  $t_{\text{CK}}$  (min.)

Note 4: Standard power version.

# DC Electrical Characteristics and Operating Conditions (Continued)

Parameter / Condition	Symbol	Min	Max	Units
Supply Voltage	V <sub>DD</sub>	1.7	1.95	٧
I/O Supply Voltage	V <sub>DDQ</sub>	1.7	1.95	٧
Input High Voltage: Logic 1 All Inputs [23.]	V <sub>IH</sub>	0.8* V <sub>DDQ</sub>	V <sub>DDQ</sub> +0.3	٧
Input Low Voltage: Logic 0 All Inputs [23.]	VIL	-0.3	0.2* V <sub>DDQ</sub>	٧
Data Output High Voltage : Logic 1 : All Inputs(-0.1mA)	V <sub>он</sub>	0.9* V <sub>DDQ</sub>		٧
Data Output Low Voltage : Logic 0 : All Inputs(0.1mA)	V <sub>oL</sub>		0.1 * V <sub>DDQ</sub>	٧
Input Leakage Current : Any Input 0V=V <sub>IN</sub> =V <sub>DD</sub> (All other pins not under test=0V)	II	-5	5	μΑ
Output Leakage Current : DQs are disabled ; 0V= V <sub>OUT</sub> =V <sub>DDQ</sub>	loz	-5	5	μΑ

## **AC Operating Conditions**

Parameter / Condition	Symbol	Value	Units
Input High Voltage : Logic 1 All Inputs	V <sub>IH</sub>	0.9* V <sub>DDQ</sub>	V
Input Low Voltage : Logic 0 All Inputs	V <sub>IL</sub>	0.2	٧
Input and Output Measurement Reference Level		0.5*V <sub>DDQ</sub>	٧

## AC Operating Test Characteristics


 $(V_{DD}=1.7V\sim1.95V, T_{A}=0 \,{}^{\circ}\!\!\text{C} \, \sim\!70\,{}^{\circ}\!\!\text{C})$ 

Cumahal	Davamatav	-	6	l loite		
Symbol	Parameter	Min.	Max.	Units		
+	Clock Cycle Time	CL=3	6		20	
t <sub>CK</sub>	Clock Cycle Time	CL=2	10		ns	
	Access Time form CLV	CL=3		5.5		
t <sub>AC</sub>	Access Time form CLK	CL=2		6	ns	
t <sub>CH</sub>	CLK High Level Width	2.5		ns		
t <sub>CL</sub>	CLK Low Level Width		2.5		ns	
	Date out Hold Time	CL=3	2.5			
t <sub>OH</sub>	Data-out Hold Time	CL=2	8		ns	
		CL=3	2.5	5	ns	
t <sub>HZ</sub>	Data-out High Impedance Time (Note 5)	CL=2		6		
t <sub>LZ</sub>	Data-out Low Impedance Time	0		ns		
t <sub>IH</sub>	Input Hold Time	1		ns		
t <sub>IS</sub>	Input Setup Time	•				

 $<sup>^{\</sup>star}$  All voltages referenced to  $V_{\text{SS}}$ .

**Note 5:** t<sub>HZ</sub> defines the time at which the output achieve the open circuit condition and is not referenced to output voltage levels.

## **Block Diagram**



## AC Operating Test Characteristics (Continued)

(V<sub>DD</sub>=1.7V~1.95V, T<sub>A</sub>=0 °C ~70 °C)

Cumbal	Parameter	-	6	Units	
Symbol	Farameter		Min.	Max.	UTIILS
t <sub>RC</sub>	ACTIVE to ACTIVE Command Period (No.	60		ns	
t <sub>RAS</sub>	ACTIVE to PRECHARGE Command Per	48	100k	ns	
t <sub>RP</sub>	PRECHARGE to ACTIVE Command Per	18		ns	
t <sub>RCD</sub>	ACTIVE to READ/WRITE Delay Time (No.	18		ns	
t <sub>RRD</sub>	ACTIVE(one) to ACTIVE(another) Comm	and <sup>(Note 6)</sup>	12		ns
t <sub>CCD</sub>	READ/WRITE Command to READ/WRIT Command	E	1		CLK
t <sub>DPL</sub>	Date-in to PRECHARGE Command		2		CLK
t <sub>BDL</sub>	Date-in to BURST Stop Command	1		CLK	
	Data-out to High Impedance from	CL=3	3		01.17
t <sub>ROH</sub>	PRECHARGE Command	CL=2			CLK
t <sub>REF</sub>	Refresh Time (4,096 cycle)			64	ms

<sup>\*</sup> All voltages referenced to V<sub>SS</sub>.

**Note 6:** These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows:

The number of clock cycles = Specified value of timing/clock period (Count Fractions as a whole number)


#### Recommended Power On and Initialization

The following power on and initialization sequence guarantees the device is preconditioned to each user's specific needs. (Like a conventional DRAM) During power on, all  $V_{DD}$  and  $V_{DDQ}$  pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed  $V_{DD}+0.3V$  on any of the input pins or  $V_{DD}$  supplies. (CLK signal started at same time)


After power on, an initial pause of 200  $\mu$ s is required followed by a precharge of all banks using the precharge command.

To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required, and these may be done before or after programming the Mode Register.

## Simplified State Diagram



## Address Input for Mode Register Set



# Burst Type (A3)

Burst Length	A2	A1	A0	Sequential Addressing	Interleave Addressing
2	Х	Χ	0	0 1	0 1
2	Х	Χ	0	1 0	1 0
	Х	0	0	0123	0123
4	Х	0	1	1230	1032
4	Χ	1	0	2301	2301
	Х	1	1	3012	3210
	0	0	0	01234567	01234567
	0	0	1	12345670	10325476
	0	1	0	23456701	23016745
8	0	1	1	34567012	32107654
0	1	0	0	45670123	45670123
	1	0	1	56701234	54761032
	1	1	0	67012345	67452301
	1	1	1	70123456	76543210
Full Page*	n	n	n	Cn Cn+1 Cn+2	-

<sup>\*</sup> Page length is a function of I/O organization and column addressing ×16 (CA0 ~ CA8): Full page = 512bits

### 1. Command Truth Table

Command	Symbol	CK	Ε	/CS	/RAS	/CAS	/WE	BA0,	A10	A11,
Command	Symbol	n-1	n	7	/11/13	7073	/VV L	BA1	Λīυ	A9~A10
Ignore Command	DESL	Н	Χ	Н	X	X	Χ	Χ	Χ	Χ
No Operation	NOP	Н	Χ	L	Н	Η	Τ	Χ	Χ	Χ
Burst Stop	BSTH	Н	Χ	L	Н	Н	L	Χ	Χ	Х
Read	READ	Н	Χ	L	Н	L	Н	٧	L	V
Read with Auto Pre-charge	READA	Н	Χ	L	Н	L	Н	V	Н	V
Write	WRIT	Н	Х	L	Н	L	L	V	L	V
Write with Auto Pre-charge	WRITA	Н	Χ	L	L	Н	Н	V	Н	V
Bank Activate	ACT	Н	Χ	L	L	Н	Н	V	V	V
Pre-charge Select Bank	PRE	Н	Χ	L	L	Н	L	٧	L	Х
Pre-charge All Banks	PALL	Н	Х	L	L	Н	L	Χ	Н	Х
Mode Register Set	MRS	Н	Х	L	L	L	L	L	L	V

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input



## 2. DQM Truth Table

Command	Symbol	Cł	ΚE	/CS
Command	Symbol	n-1	n	/03
Data Write/Output Enable	ENB	Н	Х	Н
Data Mask/Output Disable	MASK	Н	Χ	L
Upper Byte Write Enable/Output Enable	BSTH	Н	Χ	L
Read	READ	Н	Х	L
Read with Auto Pre-charge	READA	Н	Х	L
Write	WRIT	Н	Х	L
Write with Auto Pre-charge	WRITA	Н	Х	L
Bank Activate	ACT	Н	Х	L
Pre-charge Select Bank	PRE	Н	Х	L
Pre-charge All Banks	PALL	Н	Х	L
Mode Register Set	MRS	Н	X	L

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

## 3. CKE Truth Table

ltom	Command	Cumbal	CK	CKE		/RAS	/CAS	/WE	Addr.	
Item	Command	Symbol	n-1	n	/CS	/RAS	/CAS	/VV ⊏	Audi.	
Activating	Clock Suspend Mode Entry		Н	L	Χ	Χ	Χ	Χ	Х	
Any	Clock Suspend Mode		L	L	Χ	X	X	Χ	Χ	
Clock Suspend	Clock Suspend Mode Exit		L	Н	Х	Х	Х	Х	Х	
Idle	CBR Refresh Command	REF	Н	Н	L	L	L	Н	Х	
Idle	Self Refresh Entry	SELF	Н	L	L	L	L	Н	Х	
Self Refresh	Self Refresh Exit		L	Н	L	Н	Н	Н	Х	
Sell Refresh	Sell Hellesh Exit		L	Н	Н	Χ	Χ	Χ	Х	
Idle	Power Down Entry		Н	L	Χ	Χ	Χ	Х	Х	
Power Down	Power Down Exit		L	Н	Χ	X	X	Χ	Х	

**Remark** H = High level, L = Low level, X = High or Low level (Don't care)

# EM488M1644LBC

# 4. Operative Command Table (Note 7)

Current State	/CS	/R	/C	/W	Addr. Command		Action		
	Н	Х	Х	Х	Х	DESL	Nop or power down (Note 8)		
	L	Н	Н	Х	Х	NOP or BST	Nop or power down (Note 8)		
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)		
	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)		
ldle	L L H H BA/RA ACT		ACT	Row activating					
	L	L	Н	L	BA, A10	PRE/PALL	Nop		
	L	L	L	Н	Х	REF/SELF	Refresh or self refresh (Note 10)		
	L	L	L	L	Op-Code	MRS	Mode register accessing		
	H	Х	Х	X	X	DESL	Nop		
	L	Н	Н	X	X	NOP or BST	Nop (Note 11)		
	L	Н	L	Н	BA/CA/A10	READ/READA	Begin read: Determine AP (Note 11)		
Row	L	Н	L	L	BA/CA/A10	WRIT/WRITA	Begin write: Determine AP (Note 11)		
Active	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)		
	L	L	Н	L	BA, A10	PRE/PALL	Pre-charge (Note 12)		
	L	L	L	Н	X	REF/SELF	ILLEGAL (Note 10)		
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Н	X	Х	Χ	X	DESL	Continue burst to end → Row active		
	L		Н	Н	X	NOP	Continue burst to end → Row active		
	L	Н	Н	L	Х	BST	Burst stop → Row active		
	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, new read:  Determine AP (Note 13)		
Read	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, start write: Determine AP (Note 13, 14)		
	┙	L	Ι	Н	BA/RA	ACT	ILLEGAL (Note 9)		
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, pre-charging (Note 10)		
	L	L	L	Н	X	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Н	Х	Х	Х	Х	DESL	Continue burst to end → Write recovering		
	L	Н	Н	Н	Х	NOP	Continue burst to end → Write recovering		
	L	Н	Н	L	Х	BST	Burst stop → Row active		
	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, start read: Determine AP 7, 8 (Note 13, 14)		
Write	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, new write:  Determine AP 7 (Note 13)		
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)		
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, pre-charging (Note 15)		
	L L L H X REF/SELF		REF/SELF	ILLEGAL					
	L	L	L	L	Op-Code	MRS	ILLEGAL		

**Remark** H = High level, L = Low level, X = High or Low level (Don't care)

# 4. Operative Command Table (Continued) (Note 7)

Current State	/CS	/R	/C	/W	Addr. Command		Action		
	Ι	Х	Х	Х	Х	DESL	Continue burst to end → Pre-charging		
	L	Н	Ι	Н	X	NOP	Continue burst to end → Pre-charging		
	L	Н	Н	L	X	BST	ILLEGAL		
Read with	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)		
AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)		
	L	L	Η	Н	BA/RA	ACT	ILLEGAL (Note 9)		
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)		
	L	L	L	Н	Х	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Н	Х	Х	Х	×	DESL	Burst to end → Write recovering with auto pre-charge		
	L	Н	Н	Н	Х	NOP	Continue burst to end → Write recovering with auto pre-charge		
	L	Н	Н	L	Х	BST	ILLEGAL		
Write with	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)		
AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)		
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)		
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)		
	L	L	L	Н	Х	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Τ	Χ	Χ	Χ	X	DESL	$Nop \rightarrow Enter idle after t_{RP}$		
	L	Н	Η	Н	X	NOP	Nop $\rightarrow$ Enter idle after $t_{RP}$		
	L	Η	Ι	L	Χ	BST	ILLEGAL		
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)		
Pre-charging	L	Η	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)		
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)		
		L	Ι	L	BA, A10	PRE/PALL	$Nop \rightarrow Enter idle after t_{RP}$		
	L	L	L	Η	Χ	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Н	Χ	Χ	Χ	X	DESL	$Nop \rightarrow Enter idle after t_{RCD}$		
	L	Н	Н	Н	X	NOP	$Nop \rightarrow Enter idle after t_{RCD}$		
	L	Н	Н	L	X	BST	ILLEGAL		
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)		
Row Activating	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)		
7.00.740.19	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9, 16)		
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)		
	L	L	L	Н	X	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

# 4. Operative Command Table (Continued) (Note 7)

Current State	/CS	/R	/C	/W	Addr.	Command	Action		
	Ι	Χ	Χ	Χ	X	DESL	Nop $\rightarrow$ Enter row active after $t_{DPL}$		
	L	Η	Η	Н	X	NOP	$Nop \rightarrow Enter row active after t_{DPL}$		
	L	Η	Η	L	X	BST	Nop $\rightarrow$ Enter row active after $t_{DPL}$		
	L	Н	L	Н	BA/CA/A10	READ/READA	Start read, Determine AP		
Write	L	Н	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP (Note 14)		
Recovering	L	L	Η	Н	BA/RA	ACT	ILLEGAL <sup>(Note 9)</sup>		
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)		
	L	L	L	Н	Χ	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Н	Χ	Χ	Χ	X	DESL	Nop $\rightarrow$ Enter pre-charge after $t_{DPL}$		
	L	Н	Н	Н	Χ	NOP	Nop $\rightarrow$ Enter pre-charge after $t_{DPL}$		
	L	Н	Н	L	Χ	BST	Nop $\rightarrow$ Enter pre-charge after $t_{DPL}$		
Write	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9, 14)		
Recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)		
with AP	L	L	Η	Н	BA/RA	ACT	ILLEGAL (Note 9)		
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL		
	L			REF/SELF	ILLEGAL				
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Н	Χ	Χ	Χ	X	DESL	$Nop \rightarrow Enter idle after t_{RC}$		
	L	Н	Н	Χ	X	NOP/BST	$Nop \rightarrow Enter idle after t_{RC}$		
Refreshing	L	Н	L	Χ	X	READ/WRIT	ILLEGAL		
	L	L	Н	Χ	X	ACT/PRE/PALL	ILLEGAL		
	L	L	L	Χ	X	REF/SELF/MRS	ILLEGAL		
	Η	Χ	Χ	Χ	X	DESL	Nop		
Mode	L	Н	Н	Н	Х	NOP	Nop		
Register	L	Н	Н	L	X	BST	ILLEGAL		
Accessing	L	Н	L	Χ	X	READ/WRIT	ILLEGAL		
Para antalli	L	L	Χ	Х	X	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL		

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

- Note 7: All entries assume that CKE was active (High level) during the preceding clock cycle.
- **Note 8:** If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Power down mode. All input buffers except CKE will be disabled.
- Note 9: Illegal to bank in specified states;

Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.

- **Note 10:** If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Self refresh mode. All input buffers except CKE will be disabled.
- **Note 11:** Illegal if  $t_{\text{RCD}}$  is not satisfied.
- Note 12: Illegal if t<sub>RAS</sub> is not satisfied.
- Note 13: Must satisfy burst interrupt condition.
- Note 14: Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- Note 15: Must mask preceding data which don't satisfy tDPL.
- Note 16: Illegal if t<sub>RRD</sub> is not satisfied.

## 5. Command Truth Table for CKE

Current State	Cł n-1	KE n	/CS	/R	/C	/W	Addr.	Action
	Н	Х	Х	Х	Х	Х	Х	INVALID, CLK(n-1) would exit self refresh
	L	Н	Н	Χ	Х	Х	Х	Self refresh recovery
Self Refresh	L	Н	L	Н	Н	Χ	Χ	Self refresh recovery
	L	Н	L	Η	L	Χ	Х	ILLEGAL
	L	Н	L	L	Χ	Χ	Χ	ILLEGAL
	L	L	Χ	Χ	Χ	Χ	Χ	Maintain self refresh
	Н	Н	Н	Χ	Χ	Χ	Х	Idle after t <sub>RC</sub>
	Н	Н	L	Н	Н	Χ	Х	Idle after t <sub>RC</sub>
	Н	Н	L	Н	L	Χ	Х	ILLEGAL
Self Refresh	Н	Н	L	L	Χ	Χ	Χ	ILLEGAL
Recovery	Н	L	Н	Χ	Χ	Χ	Χ	ILLEGAL
	Н	L	L	Н	Н	Χ	Х	ILLEGAL
	Н	L	L	Н	L	Χ	Χ	ILLEGAL
	Н	L	L	L	Х	Χ	Χ	ILLEGAL
Dawer Dawe	Н	Х	Χ	Χ	Χ	Х	X	INVALID, CLK(n-1) would exit power down
Power Down	L	Н	Х	Χ	Χ	Χ	X	Exit power down → Idle
	L	L	Χ	Χ	Χ	Χ	Χ	Maintain power down mode
	Н	Н	Н	Χ	Χ	Χ		Pefer to enerations in Operative
	Н	Η	L	Ι	Χ	Χ		Refer to operations in Operative Command Table
	Н	Н	L	L	Н	Χ		
	Н	Н	L	L	L	Н	Χ	Refresh
	Н	Н	L	L	L	L	Op-Code	
Both Banks	Н	L	Н	Х	Х	Х		Refer to operations in Operative
Idle	Н	L	L	Н	X	X		Command Table
	Н	L	L	L	Н	Х		(Note 17)
	Н	L	L	L	L	Н	Х	Self refresh (Note 17)
	Н	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table
	L	Χ	Χ	Χ	Х	Χ	Χ	Power down (Note 17)
Row Active	Н	Х	Х	Х	Х	Х	Х	Refer to operations in Operative Command Table
1 tow / touvo	L	Х	Х	Х	Х	Х	Χ	Power down (Note 17)
	Н	Н	Х	Х	Х	Х		Refer to operations in Operative Command Table
Any State Other than Listed above	Н	L	Х	Х	Х	Х	Х	Begin clock suspend next cycle (Note 18)
	L	Н	Х	Χ	Х	Х	Х	Exit clock suspend next cycle
	Ē	L	X	X	X	X	X	Maintain clock suspend
					_ ^\	_ ^\		manitain olook odopona

**Remark:** H = High level, L = Low level, X = High or Low level (Don't care)

Notes 17: Self refresh can be entered only from the both banks idle state.

Power down can be entered only from both banks idle or row active state.

Notes 18: Must be legal command as defined in Operative Command Table

# Package Description

## 54-ball FBGA

Solder ball: Lead free (Sn-Ag-Cu)

Unit: mm

