

# CMOS 12 X 8 CROSSPOINT WITH CONTROL MEMORY

- LOW ON RESISTANCE (typ. 60 Ω at V<sub>DD</sub> = 10 V)
- INTERNAL CONTROL LATCHES
- ANALOG SIGNAL SWING CAPABILITY EQUAL TO POWER SUPPLY VOLTAGE APPLIED
- LESS THAN 1 % TOTAL DISTORT. AT 0 dBm
- LESS THAN 95 dB CROSS-TALK AT 1 KHz 1 VPP
- VERY LOW POWER CONSUMPTION
- PIN-TO-PIN COMPATIBLE WITH M093




#### DESCRIPTION

The M3493 contains a  $12 \times 8$  array of crosspoint together with a 7 to 96 line decoder and latch circuits. Anyone of the 96 switches can be addressed by selecting the appropriate 7 input bits. The selected switch can be turned on or off by applying a logical one or zero to the data in and the strobe input at logi-

cal one. A reset signal can be used to turn off all the switches together when is switched at logical one. M3493 is available in 40 lead dual in-line plastic package.

#### **BLOCK DIAGRAM**



# **PIN CONNECTION** (top view)

20	<u>ار ا</u>		•	
¥3	1.			VDD
AY2	<b>]</b> <sup>2</sup>	39		¥2
	<b>q</b> 3			ATA
AX3	94	37		¥1
AXO	Q 5	36	]	NC
NC	d 6	35	]	٧O
NC	d 7	34	1	NC
X6	8 D	33	נ	хо
X7	e þ	32	]	X1
X8	10	31	נ	X2
X9	d 11 👘	30	]	хэ
	12	29		X4
	013	28		X5
	014	27		NC
	015	26		NC
-	016	25		
				AY1
	<b>1</b> 17	24		AY0
STROBE	1	23		AX2
	19	22		AX1
VSS	20	21	ן	¥4
		S-6248		

# **INPUT/OUTPUT DESCRIPTION**

I/O	Symbol	Pin	Description					
POWE	POWER							
Ι	V <sub>DD</sub>	40	Positive Power Supply					
I	$V_{SS}$	20	Negative Power Supply					
ADDRI	ESS							
Ι	AX0-AX3	4, 5, 22, 23	X Address Lines. These 4 pins are used to select one of the 12 rows of switches. Refer to the truth table for legal address.					
Ι	AY0-AY2	2, 24, 25	Y Address Lines. These 3 pins are used to select one of the 8 columns of switches. Refer to the truth table for legal address.					
CONTROL								
Ι	DATA	38	This input determines if the selected switch will be turned on (closed) or off (opened). If the pin is held high, the selected switch will be closed. If the pin is held low, the switch will be opened.					
Ι	STROBE	18	This pin enables whatever action is selected by the ADDRESS and DATA pins. When the STROBE pin is held low, no switch openings or closings take place. When the STROBE pin is held high, the switch addressed by the select lines will be opened or closed (depending upon the state of the DATA pin)					
Ι	I RESET 3 Master Reset. This pin turns off (opens) all 96 switches. The states of the above control lines are irreleant. This pin is active high.							
DATA								
I/O	X0-X11	8-13, 28-33	Analog Input/Outputs. These pins are connected to the Y0-Y7 pins in according to the truth table.					
I/O	Y0-Y7	1,15,17,19,21 35,37,39	Analog Input/Outputs. These pins are connected to the X0-X15 pins in according to the truth table.					

#### **TRUTH TABLE**

	Address						Connections
AX0	AX1	AX2	AX3	AY0	AY1	AY2	
0 1 0 1 0 1 0 * 1* 0 1 0	0 0 1 1 0 0 1 1 0 0 1	0 0 0 1 1 1 1 0 0 0	0 0 0 0 0 0 0 0 0 0 1 1 1				X0 - Y0 X1 - Y0 X2 - Y0 X3 - Y0 X4 - Y0 X5 - Y0 No connection No connection X6 - Y0 X7 - Y0 X8 - Y0
1 0 1 0* 1*	1 0 0 1 1	0 1 1 1 1 1	1 1 1 1 1			0 0 0 0 0 0	X9 - Y0 X10 - Y0 X11 - Y0 No connection No connection X0 - Y1
0 ↓ 1	0 ↓ 0	0 ↓ 1	0 ↓ 1	1 ↓ 1	0 ↓ 0	0 ↓ 0	↓ <0>↓ X11 - Y1
0 ↓ 1	0 ↓ 0	0 ↓ 1	0 ↓ 1	0 ↓ 0	1 ↓ 1	0 ↓ 0	X0 - Y2 ↓ ↓ X11 - Y2
0 ↓ 1	0 ↓ 0	0 ↓ 1	0 ↓ 1	1 ↓ 1	1 ↓ 1	0 ↓ 0	X0 - Y3 ↓ ↓ X11 - Y3
0 ↓ 1	0 ↓ 0	0 ↓ 1	0 ↓ 1	0 ↓ 0	0 ↓ 0	1 ↓ 1	X0 - Y4 ↓ ↓ X11 - Y4
0 ↓ 1	0 ↓ 0	0 ↓ 1	0 → 1	1 ↓ 1	0 ↓ 0	1 → 1	X0 - Y5 ↓ ↓ X11 - Y5
0 ↓ 1	0 ↓ 0	0 ↓ 1	0 ↓ 1	0 ↓ 0	1 ↓ 1	1 ↓ 1	X0 - Y6 ↓ ↓ X11 - Y6

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC supply Voltage	- 0.5, 14	V
VIN	Input Voltage Range	- 0.5, V <sub>DD</sub> + 0.5	V
P <sub>tot</sub>	Power Dissipation	1	W
T <sub>oper</sub>	Operating Temperature Range	0, + 70	°C
T <sub>stg</sub>	Storage Temperature Range	- 50, + 125	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	Supply Voltage	10	V
T <sub>oper</sub>	Operating Temperature	0, + 70	°C
V <sub>IN</sub>	(Logic Signal)	0, V <sub>DD</sub>	V
57			3/12

VIH

### STATIC ELECTRICAL CHARACTERISTICS (T<sub>amb</sub> = 0 to 70°C, V<sub>DD</sub> = 10V, unless otherwise specified

Symbol	Parameter	Test Conditions		Тур.	Max.	Unit
ls	Supply Current	Reset = V <sub>DD</sub>			1	mA
CROSSPO	INT					
	On Resistance	$V_{IDC} = 4.75V$ , $V_{ODC} = 4.5V$ , See Figure 1		60	100	Ω
	On Resistance Variation			10	20	Ω
	Off-leakage *	All switches off $V_{OS} = V_{IS} = 0$ to $V_{DD}$			± 3	μΑ
CONTROL	S					
VIL					0.8	V

2.4

V

μĀ

57

± 3

\* The device is guaranteed with such limits up to 70°C. At 25°C these limits become  $\pm$  100nA.

#### DYNAMIC ELECTRICAL CHARACTERISTICS

Input Leakage \*

### $(T_{amb} = 25^{\circ}C, C_{L} = 50pF$ all input square wave rise and fall times = 10ns, $V_{DD} = 10V)$

 $V_{IN} = 0$  to  $V_{DD}$ 

Symbol	Parameter	Test Conditions		Тур.	Max.	Unit	Fig.
CROSSPO	TNIC						
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Time (switch on) Signal Input to Output	$R_{H} = 1k\Omega, V_{IS} = 2V_{PP}$		30	100	ns	2
	Frequency Response (any switch on) 20 log ( $V_{OS}/V_{IS}$ ) = -3dB	$R_H = 81\Omega, \ V_IS = 2V_PP, \ C_L = 3pF$		50		MHz	
	Sine Wave Distortion	$f_q = 1 \text{kHz},  \text{R}_\text{H} = 0.6 \text{k}\Omega,  \text{V}_\text{IS} = 8 \text{V}_\text{PP}$			1	%	
	Feed Through (any switches off)	$f_q = 10 \text{kHz}, R_H = 1 \text{k}\Omega, V_{IS} = 2 V_{PP}$	-80			dB	3
	Frequency for Signal Crosstalk Attenuation of 40dB Attenuation of 110dB	$R_{H} = 1k\Omega, V_{IS} = 2V_{PP}$	1 5			MHz kHz	4
С	Capacitance Xn to Ground Vn to Ground Feed Through	$f_q = 1MHz, V_{IS} = 0.1V_{PP}$		15 15 0.4		pF	
С	Capacitance Logic Input to Ground	$f_q = 1MHz, V_{IS} = 0.1V_{PP}$		5		pF	
CONTRO	LS $(t_r, t_f = 10ns)$						
t <sub>PSN</sub>	Propagation Delay Time Strobe to Output (switch turn-on to high level)			150	200	ns	5
t <sub>PZH</sub>	Data-in to Output (turn-on to high level)			150	200	ns	6
t <sub>PAN</sub>	Address to Output (turn-on to high level)			150	200	ns	7
t <sub>PSF</sub>	Propagation Delay Time Strobe to Output (switch turn-off)			150	200	ns	5
t <sub>PZL</sub>	Data-in to Output (turn-on to low level)			150	200	ns	6
t <sub>PAF</sub>	Address to Output (turn-off)			150	200	ns	7
t <sub>S</sub>	Set-up Time Data-in to Strobe	$R_L = 1k\Omega, C_L = 50pF$	40			ns	5 10
t <sub>H</sub>	Hold Time Data-in to Strobe		120			ns	5 10
to	Switching Frequency			1		MHz	
t <sub>W</sub>	Strobe Pulse Width		100			ns	10
t <sub>WR</sub>	Reset Pulse Width		150			ns	9
t <sub>PHZ</sub>	Reset Turn-off to Output Delay			150	200	ns	9
t <sub>AS</sub>	Address Set-up Time Address to Strobe		120			ns	10
t <sub>AH</sub>	Address Hold Time Address to Strobe		120			ns	10
	Control Crosstalk Data-in, Address or Strobe to Output	Square wave input, $V_{IN} = 3V$ , $R_L = 10k\Omega$		75		mV	8

# **TEST CIRCUITS**

Figure 1 : R<sub>ON</sub> Measurement.








Figure 3 : Off Isolation Measurement (Feed through).











57












Figure 6 : Propagation Delay Time and Waveforms (data-in signal output, switch Turn-ON to high or low level).









Figure 8 : Waveforms for Crosstalk (control input to signal output).






Figure 9 : Propagation Delay Time and Waveforms (reset to output delay).

Figure 10 : Propagation Delay Time and Waveforms (Strobe and C/S to signal output switch).




Figure 11 : Typical RON versus Vis.




Figure 12 : Peak to Peak Voltage Capability versus Total Harmonic Distortion.





Figure 13 : V<sub>RMS</sub> Capability versus V<sub>DD</sub>.



57

# **TYPICAL APPLICATIONS**

The figures 14, 15 and 16 show the system configuration for expanded matrices (16 x 16, 8 x 64, 32 x 32). Figure 14 : (16 x 16 non blocking matrix).




Figure 15 : (8 x 64 matrix).






Figure 16 : (32 x 32 non blocking matrix).



# DIP40 PACKAGE MECHANICAL DATA

DIM.		mm			inch	
	MIN	ТҮР	MAX	MIN	ТҮР	МАХ
a1		0.63			0.025	
b		0.45			0.018	
b1	0.23		0.31	0.009		0.012
b2		1.27			0.050	
D			52.58			2.070
E	15.2		16.68	0.598		0.657
е		2.54			0.100	
e3		48.26			1.900	
F			14.1			0.555
I		4.445			0.175	
L		3.3			0.130	



57

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics © 1998 STMicroelectronics – Printed in Italy – All Rights Reserved 'STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.