



T-79-07-20

# LM6118/LM6218A/LM6218 Fast Settling Dual Operational Amplifier

## General Description

The LM6118 series are monolithic fast-settling unity-gain-compensated dual operational amplifiers with  $\pm 20$  mA output drive capability. The PNP input stage has a typical bias current of 200 nA, and the operating supply voltage is  $\pm 5$  V to  $\pm 20$  V.

These dual op amps use slew enhancement with special mirror circuitry to achieve fast response and high gain with low total supply current.

The amplifiers are built on a junction-isolated VIPTM (Vertically Integrated PNP) process which produces fast PNP's that complement the standard NPN's.

## Features

- Low offset voltage
- 0.01% settling time
- Slew rate  $A_V = -1$
- Slew rate  $A_V = +1$
- Gain bandwidth
- Total supply current
- Output drives 50 $\Omega$  load ( $\pm 1$  V)
- Well-behaved, easy to use


## Typical

- 0.2 mV
- 400 ns
- 140 V/ $\mu$ s
- 75 V/ $\mu$ s
- 17 MHz
- 5.5 mA

## Applications

- D/A converters
- Fast integrators
- Active filters

## Typical Applications




TL/H/10254-1

Single ended input to differential output  
 $A_V = 10$ , BW = 3.2 MHz  
 40 V<sub>p-p</sub> Response = 1.4 MHz  
 $V_S = \pm 15$  V

**Wide-Band, Fast-Settling  
 40 V<sub>p-p</sub> Amplifier**

### Small Outline Package (WM)




TL/H/10254-3

Top View

Order Number LM6218AWM or LM6218WM  
 See NS Package Number M14B

## Connection Diagrams and Order Information

### Metal Can Package (H)




TL/H/10254-2

Top View

Note: Pin 4 connected to case

Order Number LM6118H or LM6218AH  
 See NS Package Number H08A

### Dual-In-Line Package (J or N)



TL/H/10254-4

Top View

Order Number LM6118J, LM6218AJ,  
 LM6218AN or LM6218N  
 See NS Package Number J08A or N08E

T-79-07-20

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Total Supply Voltage	42V
Input Voltage	(Note 2)
Differential Input Current (Note 3)	± 10 mA
Output Current (Note 4)	Internally Limited
Power Dissipation (Note 5)	500 mW

ESD Tolerance (C = 100 pF, R = 1.5 kΩ)	± 2 kV
Maximum Junction Temperature	150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	300°C

**Operating Temp. Range**

LM6118	-55°C to +125°C
LM6218A	-40°C to +85°C
LM6218	-40°C to +85°C

**Electrical Characteristics** ±5V ≤ V<sub>S</sub> ≤ ±20V, V<sub>CM</sub> = 0V, V<sub>OUT</sub> = 0V, I<sub>OUT</sub> = 0A, unless otherwise specified. Limits with standard type face are for T<sub>J</sub> = 25°C, and **Bold Face Type** are for **Temperature Extremes**.

Parameter	Conditions	Typ 25°C	LM6118 Limits (Note 6)	LM6218A Limits (Note 7)	LM6218 Limits (Note 7)	Units
Input Offset Voltage	V <sub>S</sub> = ±15V	0.2	1 <b>2</b>	1 <b>2</b>	3 <b>4</b>	mV (max)
Input Offset Voltage	V <sup>-</sup> + 3V ≤ V <sub>CM</sub> ≤ V <sup>+</sup> - 3.5V	0.3	1.5 <b>2.5</b>	1.5 <b>2.5</b>	3.5 <b>4.5</b>	mV (max)
Input Offset Current	V <sup>-</sup> + 3V ≤ V <sub>CM</sub> ≤ V <sup>+</sup> - 3.5V	20	50 <b>100</b>	50 <b>100</b>	100 <b>200</b>	nA (max)
Input Bias Current	V <sup>-</sup> + 3V ≤ V <sub>CM</sub> ≤ V <sup>+</sup> - 3.5V	200	350 <b>950</b>	350 <b>950</b>	500 <b>1250</b>	nA (max)
Input Common Mode Rejection Ratio	V <sup>-</sup> + 3V ≤ V <sub>CM</sub> ≤ V <sup>+</sup> - 3.5V V <sub>S</sub> = ±20V	100	90 <b>85</b>	90 <b>85</b>	80 <b>75</b>	dB (min)
Positive Power Supply Rejection Ratio	V <sup>-</sup> = -15V 5V ≤ V <sup>+</sup> ≤ 20V	100	90 <b>85</b>	90 <b>85</b>	80 <b>75</b>	dB (min)
Negative Power Supply Rejection Ratio	V <sup>+</sup> = 15V -20V ≤ V <sup>-</sup> ≤ -5V	100	90 <b>85</b>	90 <b>85</b>	80 <b>75</b>	dB (min)
Large Signal Voltage Gain	V <sub>out</sub> = ±17V R <sub>L</sub> = 10k V <sub>S</sub> = ±20V	500	150 <b>100</b>	150 <b>100</b>	100 <b>70</b>	V/mV (min)
	V <sub>out</sub> = ±10V R <sub>L</sub> = 500 V <sub>S</sub> = ±15V (±20 mA)	200	50 <b>30</b>	50 <b>30</b>	40 <b>25</b>	V/mV (min)
Total Supply Current	V <sub>S</sub> = ±15V	5.5	7 <b>7.5</b>	7 <b>7.5</b>	7 <b>7.5</b>	mA (max)
Output Current Limit	V <sub>S</sub> = ±15V, Pulsed	65	80	80	80	mA (max)
Slew Rate, A <sub>v</sub> = -1	V <sub>S</sub> = ±15V, V <sub>out</sub> = ±10V R <sub>S</sub> = R <sub>f</sub> = 2k, C <sub>f</sub> = 10 pF	140	100 <b>50</b>	100 <b>50</b>	100 <b>50</b>	V/μs (min)
Slew Rate, A <sub>v</sub> = +1	V <sub>S</sub> = ±15V, V <sub>out</sub> = ±10V R <sub>S</sub> = R <sub>f</sub> = 2k, C <sub>f</sub> = 10 pF	75	50 <b>30</b>	50 <b>30</b>	50 <b>30</b>	V/μs (min)
Gain-Bandwidth Product	V <sub>S</sub> = ±15V, f <sub>o</sub> = 200 kHz	17	14	14	13	MHz (min)
0.01% Settling Time A <sub>v</sub> = -1	ΔV <sub>out</sub> = 10V, V <sub>S</sub> = ±15V, R <sub>S</sub> = R <sub>f</sub> = 2k, C <sub>f</sub> = 10 pF	400				ns
Input Capacitance	Inverter	5				pF
	Follower	3				pF

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

**Note 2:** Input voltage range is (V<sup>+</sup> - 1V) to (V<sup>-</sup>).

**Note 3:** The inputs are shunted with three series-connected diodes back-to-back for input differential clamping. Therefore differential input voltages greater than about 1.8V will cause excessive current to flow unless limited to less than 10 mA.

**Note 4:** Current limiting protects the output from a short to ground or any voltage less than the supplies. With a continuous overload, the package dissipation must be taken into account and heat sinking provided when necessary.

**Note 5:** Devices must be derated using a thermal resistance of 150°C/W junction to ambient for the H package, 90°C/W for the N, J and WM packages. If a heat sink is used on the H package, use a thermal resistance of 45°C/W junction to case.

**Note 6:** All limits are 100% production tested at 25°C and at temperature extremes. All limits are used to calculate AOQL (Average Outgoing Quality Level).

**Note 7:** 25°C limits are 100% production tested. Temperature extreme limits are guaranteed via correlation using accepted SQC (Statistical Quality Control) methods. All limits are used to calculate AOQL.













LM6118/LM6218A/LM6218

3

T-79-07-20

LM6118/LM6218A/LM6218

Typical Performance Characteristics









TL/H/10254-5


LM618/LM6216A/LM6218

T-79-07-20

Typical Performance Characteristics (Continued)




TL/H/10254-8



TL/H/10254-23

Settling Time,  $V_S = \pm 15V$




TL/H/10254-7

3

Typical Performance Characteristics (Continued)


T-79-07-20

Step Response,  $A_v = +1, V_s = \pm 15V$



TL/H/10254-8

Step Response,  $A_v = -1, V_s = \pm 15V$



TL/H/10254-9

Application Information

General

The LM6110 series are high-speed, fast-settling dual op-amps. To insure maximum performance, circuit board layout is very important. Minimizing stray capacitance at the inputs and reducing coupling between the amplifier's input and output will minimize problems.

Supply Bypassing

To assure stability, it is recommended that each power supply pin be bypassed with a 0.1  $\mu F$  low inductance capacitor near the device. If high frequency spikes from digital circuits or switching supplies are present, additional filtering is recommended. To prevent these spikes from appearing at the output, R-C filtering of the supplies near the device may be necessary.

Power Dissipation

These amplifiers are specified to 20 mA output current. If accompanied with high supply voltages, relatively high power dissipation in the device will occur, resulting in high junction temperatures. In these cases the package thermal resistance must be taken into consideration. (See Note 5 under Electrical Characteristics.) For high dissipation, an H package with a heat sink or a N package with large areas of copper on the pc board is recommended.

Amplifier Shut Down


If one of the amplifiers is not used, it can be shut down by connecting both the inverting and non-inverting inputs to the  $V^-$  pin. This will reduce the power supply current by approximately 25%.

Capacitive Loading

Maximum capacitive loading is about 50 pF for a closed-loop gain of +1, before the amplifier exhibits excessive ringing and becomes unstable. A curve showing maximum capacitive loads, with different closed-loop gains, is shown in the Typical Performance Characteristics section.

To drive larger capacitive loads at low closed-loop gains, isolate the amplifier output from the capacitive load with 50 $\Omega$ . Connect a small capacitor directly from the amplifier output to the inverting input. The feedback loop is closed from the isolated output with a series resistor to the inverting input.


Voltage Follower



TL/H/10254-10

For  $C_L = 1000$  pF, Small signal BW = 5 MHz  
20 V<sub>p-p</sub> BW = 500 kHz


Inverter



TL/H/10254-11

Settling time to 0.01%, 10V Step  
For  $C_L = 1000$  pF, settling time  $\approx 1500$  ns  
For  $C_L = 300$  pF, settling time  $\approx 500$  ns

Integrator



TL/H/10254-12

**Application information** (Continued)

T-79-07-20

Examples of unity gain connections for a voltage follower, inverter, and integrator driving capacitive loads up to 1000 pF are shown here. Different R1-C1 time constants and capacitive loads will have an effect on settling times.


**Input Bias Current Compensation**

Input bias current of the first op amp can be reduced or balanced out by the second op amp. Both amplifiers are laid out in mirror image fashion and in close proximity to each other, thus both input bias currents will be nearly identical

and will track with temperature. With both op amp inputs at the same potential, a second op amp can be used to convert bias current to voltage, and then back to current feeding the first op amp using large value resistors to reduce the bias current to the level of the offset current.

Examples are shown here for an inverting application, (a) where the inputs are at ground potential, and a second circuit (b) for compensating bias currents for both inputs.


**Bias Current Compensation**



\*adjust for zero integrator drift

TL/H/10254-13

**(a) Inverting Input Bias Compensation for Integrator Application**




TL/H/10254-14

\*mount resistor close to input pin to minimize stray capacitance

**(b) Compensation to Both Inputs**

**Amplifier/Parallel Buffer**




TL/H/10254-15

$A_v = +5, I_{OUT} \leq 80 \text{ mA}$   
 $V_S = \pm 15V, C_L \leq 0.01 \mu F$   
 Large and small signal B.W. = 1.3 MHz (THD = 3%)




Application Information (Continued)

Constant-Voltage Crossover Network With 12 dB/Octave Slope



TL/H/10254-16

Bilateral Current Source



TL/H/10254-17

$V_G = \pm 15V, -10 \leq V_{IN} \leq 10V$

$$\frac{I_{OUT}}{V_{IN}} = \frac{R_4}{R_2 R_6} = \frac{1 \text{ mA}}{1V}$$


Output dynamic range =  $10V - R_6 |I_{OUT}|$

$R_L = 500\Omega$ , small signal BW = 6 MHz

Large signal response = 800 kHz

$$C_{out \text{ equiv.}} = \frac{R_2 + R_4}{2\pi f_0 R_2 R_6} = 32 \text{ pF} (f_0 = 15 \text{ MHz})$$


Instrumentation Amplifier



TL/H/10254-18

$A_V = 10, V_G = \pm 15V$ , All resistors 0.01%  
Small signal and large signal (20 V<sub>p-p</sub>) B.W. ≈ 800 kHz


150 MHz Gain-Bandwidth Amplifier



TL/H/10254-20

$A_V = 100, V_G = \pm 16V$ ,  
Small signal BW ≈ 1.5 MHz  
Large signal BW (20 V<sub>p-p</sub>) ≈ 800 kHz

Coaxial Cable Driver



TL/H/10254-19

Small signal (200 mV<sub>p-p</sub>) BW ≈ 5 MHz


Schematic Diagram

T-79-07-20

1/2 LM6118 (Op Amp A)

TL/H/0264-21

LM6118/LM6218A/LM6218




3

LM6118/LM6218A/LM6218

Schematic Diagram (Continued)

T-79-07-20

Bias Circuit



TL/H/10254-22