

## LS830 MONOLITHIC DUAL N-CHANNEL JFET



## Linear Systems Ultra Low Leakage Low Drift Monolithic Dual JFET

The LS830 is a high-performance monolithic dual JFET featuring extremely low noise, tight offset voltage and low drift over temperature specifications, and is targeted for use in a wide range of precision instrumentation applications. The LS830 features a 5-mV offset and  $10-\mu V/^{\circ}C$  drift.

The hermetically sealed TO-71 & TO-78 packages are well suited for military applications.

(See Packaging Information).

## **LS830 Applications:**

- Wideband Differential Amps
- High-Speed,Temp-Compensated Single-Ended Input Amps
- High-Speed Comparators
- Impedance Converters and vibrations detectors.

FEATURES							
ULTRA LOW	DRIFT	$ V_{GS1-2}/T  \le 5\mu V/^{\circ}C$ TYP.					
ULTRA LOW LEAKGE		I <sub>G</sub> = 80fA TYP.					
LOW NOISE		$e_n = 70 \text{nV/VHz TYP}.$					
LOW CAPAC	ITANCE	C <sub>ISS</sub> = 3pF MAX.					
ABSOLUTE MAXIMUM RATINGS @ 25°C (unless otherwise noted)							
Maximum Temperatures							
Storage Temperature			-65°C to +150°C				
Operating Junction Temperature			+150°C				
Maximum Voltage and Current for Each Transistor – Note 1							
-V <sub>GSS</sub>	Gate Voltage to Drain or Source		40V				
-V <sub>DSO</sub>	Drain to Source Voltage	40V					
-I <sub>G(f)</sub>	Gate Forward Current	10mA					
-I <sub>G</sub>	Gate Reverse Current	10μΑ					
Maximum Power Dissipation							
Device Dissipation @ Free Air – Total 40mW @ +125°C							

MATCHING CHARACTERISTICS @ 25°C UNLESS OTHERWISE NOTED								
SYMBOL	CHARACTERISTICS VALUI		UNITS	CONDITIONS				
V <sub>GS1-2</sub> / T   max.	DRIFT VS.	5	μV/°C	$V_{DG}$ =10V, $I_{D}$ =30 $\mu$ A				
	TEMPERATURE			T <sub>A</sub> =-55°C to +125°C				
V <sub>GS1-2</sub>   max.	OFFSET VOLTAGE	25	mV	$V_{DG}$ =10V, $I_{D=}$ 30 $\mu$ A				

ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)

SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
$BV_GSS$	Breakdown Voltage	40	60		V	$V_{DS} = 0$ $I_{D} = 1nA$
$BV_GGO$	Gate-To-Gate Breakdown	40			V	$I_G = 1$ nA $I_D = 0$ $I_S = 0$
	TRANSCONDUCTANCE					
Y <sub>fSS</sub>	Full Conduction	70	<b>3</b> 00	5 <mark>0</mark> 0	μmho	$V_{DG}$ = 10V $V_{GS}$ = 0V f = 1kHz
Y <sub>fS</sub>	Typica <mark>l Operat</mark> ion	50	100	200	μmho	$V_{DG} = 10V$ $I_{D} = 30\mu A$ $f = 1kHz$
Y <sub>FS1-2</sub> / Y <sub>FS</sub>	M <mark>is</mark> match	4	0.6	3	%	
	DRAIN CURRENT					
I <sub>DSS</sub>	Full-Conduction	0.5		10	mA	$V_{DG} = 10V$ $V_{GS} = 0V$
$ I_{DSS1-2}/I_{DSS} $	Mismatch at Full Conduction		1	5	%	
	GATE VOLTAGE					
$V_{GS}(off)$ or $V_p$	Pinchoff voltage	0.6	2	4.5	V	$V_{DS}$ = 10V $I_D$ = 1nA
V <sub>GS</sub> (on)	Operating Range			4	V	$V_{DS}$ =10V $I_{D}$ =30 $\mu$ A
	GATE CURRENT					
-I <sub>G</sub> max.	Operating			0.1	pA	$V_{DG} = 10V I_D = 30\mu A$
-I <sub>G</sub> max.	High Temperature			0.1	nA	T <sub>A</sub> = +125°C
-I <sub>GSS</sub> max.	At Full Conduction			0.2	pА	V <sub>DS</sub> =0
-I <sub>GSS</sub> max.	High Temperature	5	5	0.5	nA	$V_{GS}$ = 0V, $V_{GS}$ = -20V, $T_{A}$ = +125°C
I <sub>GGO</sub>	Gate-to-Gate Leakage		1		pA	V <sub>GG</sub> = 20V
	<b>OUTPUT CONDUCTANCE</b>					
Y <sub>OSS</sub>	Full Conduction			5	μmho	$V_{DG}$ = 10V $V_{GS}$ = 0V
Yos	Operating			0.5	μmho	$V_{DG}$ = 10V $I_D$ = 30 $\mu$ A
	COMMON MODE REJECTION					
CMR	-20 log   V <sub>GS1-2</sub> / V <sub>DS</sub>		90		dB	$\Delta V_{DS} = 10 \text{ to } 20V \qquad I_D = 30 \mu A$
	-20 log   V <sub>GS1-2</sub> / V <sub>DS</sub>		90			$\Delta V_{DS} = 5 \text{ to } 10V \qquad I_{D} = 30 \mu A$
	<u>NOISE</u>					$V_{DS}$ = 10V $V_{GS}$ = 0V $R_G$ = 10M $\Omega$
NF	Figure			1	dB	f= 100Hz NBW= 6Hz
e <sub>n</sub>	Voltage		20	70	nV/√Hz	V <sub>DS</sub> =10V I <sub>D</sub> =30μA f=10Hz NBW=1Hz
	<u>CAPACITANCE</u>					
C <sub>ISS</sub>	Input			3	pF	$V_{DS}$ = 10V, $V_{GS}$ = 0V, f= 1MHz
C <sub>RSS</sub>	Reverse Transfer			1.5	pF	$V_{DS}$ = 10V, $V_{GS}$ = 0V, f= 1MHz
$C_{DD}$	Drain-to-Drain			0.1	pF	$V_{DS} = 10V, I_{D} = 30\mu A$


Note 1 – These ratings are limiting values above which the serviceability of any semiconductor may be impaired

Available Packages:

 $LS830 \ / \ LS830 \$  in TO-71 & TO-78  $LS830 \ / \ LS830 \$  available as bare die

Please contact Micross for full package and die dimensions

TO-71 & TO-78 (Top View)





Tel: +44 1603 788967

Email: <a href="mailto:chipcomponents@micross.com">chipcomponents@micross.com</a> Web: <a href="http://www.micross.com/distribution">http://www.micross.com/distribution</a>