# 74HC1GU04

#### Inverter

Rev. 05 — 10 July 2007

**Product data sheet** 

## 1. General description

The 74HC1GU04 is a high-speed Si-gate CMOS device. It provides an inverting single stage function. The standard output currents are half those of the 74HCU04.

#### 2. Features

- Symmetrical output impedance
- Wide operating voltage range from 2.0 V to 6.0 V
- Low power dissipation
- Balanced propagation delays
- SOT353-1 and SOT753 package options

## 3. Ordering information

Table 1. Ordering information


Type number	Package							
	Temperature range	Name	Description	Version				
74HC1GU04GW	–40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	SOT353-1				
74HC1GU04GV	–40 °C to +125 °C	SC-74A	plastic surface-mounted package; 5 leads	SOT753				

## 4. Marking

Table 2. Marking codes

Type number	Marking
74HC1GU04GW	HD
74HC1GU04GV	HU4


## 5. Functional diagram





# 6. Pinning information

## 6.1 Pinning



#### 6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
n.c.	1	not connected
A	2	data input
GND	3	ground (0 V)
Υ	4	data output
V <sub>CC</sub>	5	supply voltage

# 7. Functional description

#### Table 4. Function table

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level$ 

Input	Output
A	Υ
L	Н
Н	L

## 8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> _	±20	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> _	±20	mA
Io	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	<u>[1]</u> _	±12.5	mA
I <sub>CC</sub>	supply current		-	25	mA
$I_{GND}$	ground current		-25	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$	[2] _	200	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 9. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		2.0	5.0	6.0	V
VI	input voltage		0	-	$V_{CC}$	V
Vo	output voltage		0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	°C
$\Delta t/\Delta V$						
$\Delta t/\Delta V$	input transition rise and fall	V <sub>CC</sub> = 2.0 V	-	-	625	ns/V
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$	-	-	625 139	ns/V ns/V

#### 10. Static characteristics

 Table 7.
 Static characteristics

Voltages are referenced to GND (ground = 0 V). All typical values are measured at T<sub>amb</sub> = 25 °C.

Symbol	Parameter	Conditions	-40 °C to +85 °C			–40 °C t	Unit	
			Min	Тур	Max	Min	Max	
$V_{IH}$	HIGH-level input	$V_{CC} = 2.0 \text{ V}$	1.7	1.4	-	1.7	-	V
volta	voltage	V <sub>CC</sub> = 4.5 V	3.6	2.6	-	3.6	-	V
		V <sub>CC</sub> = 6.0 V	4.8	3.4	-	4.8	-	V
$V_{IL}$	LOW-level input	$V_{CC} = 2.0 \text{ V}$	-	0.6	0.3	-	0.3	V
	voltage	$V_{CC} = 4.5 \text{ V}$	-	1.9	0.9	-	0.9	V
		V <sub>CC</sub> = 6.0 V	-	2.6	1.2	-	1.2	V

<sup>[2]</sup> Above 55  $^{\circ}$ C the value of P<sub>tot</sub> derates linearity with 2.5 mW/K.

 Table 7.
 Static characteristics ...continued

Voltages are referenced to GND (ground = 0 V). All typical values are measured at  $T_{amb}$  = 25 °C.

Symbol	Parameter	Conditions	-40	–40 °C to +85 °C			–40 °C to +125 °C		
			Min	Тур	Max	Min	Max		
$V_{OH}$	HIGH-level output	$V_I = V_{IH}$ or $V_{IL}$							
	voltage	$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.8	2.0	-	1.8	-	V	
		$I_O = -20 \mu A; V_{CC} = 4.5 V$	4.0	4.5	-	4.0	-	V	
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.5	6.0	-	5.5	-	V	
		$I_{O} = -2.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	4.13	4.32	-	3.7	-	V	
		$I_{O} = -2.6 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.63	5.81	-	5.2	-	V	
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$							
		$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.2	-	0.2	V	
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.5	-	0.5	V	
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	0	0.5	-	0.5	V	
		$I_{O} = 2.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.33	-	0.4	V	
		$I_{O} = 2.6 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.33	-	0.4	V	
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	1.0	-	1.0	μΑ	
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	10	-	20	μΑ	
C <sub>I</sub>	input capacitance		-	5	-	-	-	pF	

# 11. Dynamic characteristics

Table 8. Dynamic characteristics

GND = 0 V;  $t_r = t_f = 6.0$  ns; For test circuit see Figure 6. All typical values are measured at  $T_{amb} = 25$  °C.

Parameter	Conditions		–40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	
t <sub>pd</sub> propagation delay	A to Y; see Figure 5	[1]						
	$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$		-	10	90	-	105	ns
	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		-	7	18	-	21	ns
	$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$		-	6	15	-	18	ns
	$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	5	-	-	-	ns
power dissipation capacitance	$V_I = GND$ to $V_{CC}$	[2]	-	14	-	-	-	pF
	propagation delay	propagation delay A to Y; see Figure 5 $V_{CC} = 2.0 \text{ V; } C_L = 50 \text{ pF}$ $V_{CC} = 4.5 \text{ V; } C_L = 50 \text{ pF}$ $V_{CC} = 6.0 \text{ V; } C_L = 50 \text{ pF}$ $V_{CC} = 6.0 \text{ V; } C_L = 50 \text{ pF}$ $V_{CC} = 5.0 \text{ V; } C_L = 15 \text{ pF}$ power dissipation $V_I = \text{GND to } V_{CC}$	propagation delay A to Y; see Figure 5 [1] $V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$ power dissipation $V_I = \text{GND to } V_{CC}$ [2]	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$\begin{array}{ c c c c c c }\hline & & & & & & & & & & & & & & & & & & &$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

<sup>[1]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;


fo = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;


V<sub>CC</sub> = supply voltage in Volts.


<sup>[2]</sup>  $C_{PD}$  is used to determine the dynamic power dissipation  $P_D$  ( $\mu W$ ).

## 12. Waveforms



# 13. Typical transfer characteristics





Rbias =  $560 \text{ k}\Omega$   $\begin{array}{c} \text{VCC} \\ \text{VCC} \\ \text{(f = 1 kHz)} \\ \text{O} \end{array}$ 

Fig 9.  $V_{CC} = 6.0 \text{ V}$ ;  $I_{O} = 0 \text{ A}$ 


Fig 10. Test set-up for measuring forward transfer conductance  $g_{fs} = \Delta I_O/\Delta V_I$  at  $V_O$  is constant

# 14. Application information

Some applications are:

- Linear amplifier (see Figure 11)
- In crystal oscillator design (see Figure 12)

Remark: All values given are typical unless otherwise specified



Maximum  $V_{o(p-p)} = V_{CC} - 1.5 \text{ V}$  centered at  $0.5 \times V_{CC}.$ 

$$G_v = -\frac{G_{ol}}{1 + \frac{Rl}{R2}(1 + G_{ol})}$$

Gol = open loop gain


G<sub>v</sub> = voltage gain

 $R1 \ge 3 \text{ k}\Omega$ ,  $R2 \le 1 \text{ M}\Omega$ 

 $Z_L > 10 \text{ k}Ω$ ;  $G_{ol} = 20 \text{ (typ.)}$ 

Typical unity gain bandwidth product is 5 MHz.

Fig 11. Used as a linear amplifier



C1 = 47 pF (typ.)

C2 = 22 pF (typ.)

R1 = 1 M $\Omega$  to 10 M $\Omega$  (typ.)

R2 optimum value depends on the frequency and required stability against changes in  $V_{CC}$  or average minimum  $I_{CC}$  ( $I_{CC}$  is typically 2 mA at  $V_{CC}$  = 3 V and f = 1 MHz).

Fig 12. Crystal oscillator configuration


Table 9. External components for resonator (f < 1 MHz)

All values given are typical and must be used as an initial set-up

Frequency	R1	R2	C1	C2
10 kHz to 15.9 kHz	$2.2~\text{M}\Omega$	220 k $\Omega$	56 pF	20 pF
16 kHz to 24.9 kHz	$2.2~\text{M}\Omega$	220 k $\Omega$	56 pF	10 pF
25 kHz to 54.9 kHz	$2.2~\text{M}\Omega$	100 kΩ	56 pF	10 pF
55 kHz to 129.9 kHz	$2.2~\text{M}\Omega$	100 kΩ	47 pF	5 pF
130 kHz to 199.9 kHz	$2.2~\text{M}\Omega$	47 kΩ	47 pF	5 pF
200 kHz to 349.9 kHz	$2.2~\text{M}\Omega$	47 kΩ	47 pF	5 pF
350 kHz to 600 kHz	$2.2~\text{M}\Omega$	47 kΩ	47 pF	5 pF

Table 10. Optimum value for R2

Frequency	R2	Optimum for
3 kHz	$2.0~\text{k}\Omega$	minimum required I <sub>CC</sub>
	$8.0~\text{k}\Omega$	minimum influence due to change in V <sub>CC</sub>
6 kHz	1.0 k $\Omega$	minimum required I <sub>CC</sub>
	$4.7~\mathrm{k}\Omega$	minimum influence by V <sub>CC</sub>
10 kHz	$0.5~\mathrm{k}\Omega$	minimum required I <sub>CC</sub>
	$2.0~\text{k}\Omega$	minimum influence by V <sub>CC</sub>
14 kHz	$0.5~\mathrm{k}\Omega$	minimum required I <sub>CC</sub>
	1.0 kΩ	minimum influence by V <sub>CC</sub>
>14 kHz	-	replace R2 by C3 with a typical value of 35 pF




- (1)  $V_{CC} = 2.0 \text{ V}.$
- (2)  $V_{CC} = 4.5 \text{ V}.$
- (3)  $V_{CC} = 6.0 \text{ V}.$

Fig 13. Typical input capacitance as a function of the input voltage

# 15. Package outline

TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm

SOT353-1



1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE	REFER		REFERENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT353-1		MO-203	SC-88A			<del>00-09-01</del> 03-02-19

Fig 14. Package outline SOT353-1 (TSSOP5)

#### Plastic surface-mounted package; 5 leads

SOT753




Fig 15. Package outline SOT753 (SC-74A)

# 16. Revision history

Table 11. Revision history

	•					
Document ID	Release date	Data sheet status	Change notice	Supersedes		
74HC1GU04_5	20070710	Product data sheet	-	74HC1GU04_4		
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>					
	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>					
	<ul> <li>Package SOT353 changed to SOT353-1 in <u>Table 1</u> and <u>Figure 14</u>.</li> </ul>					
	<ul> <li>Quick Reference Data and Soldering sections removed.</li> </ul>					
	<ul> <li>Section 2 "Features" updated.</li> </ul>					
74HC1GU04_4	20020527	Product specification	-	74HC1GU04_3		
74HC1GU04_3	20020513	Product specification	-	74HC1GU04_2		
74HC1GU04_2	20010427	Product specification	-	74HC1GU04_1		
74HC1GU04_1	19981118	Product specification	-	-		

## 17. Legal information

#### 17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 17.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 18. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

## 19. Contents

1	General description	1
2	Features	1
3	Ordering information	1
4	Marking	1
5	Functional diagram	1
6	Pinning information	2
6.1	Pinning	2
6.2	Pin description	2
7	Functional description	2
8	Limiting values	3
9	Recommended operating conditions	3
10	Static characteristics	3
11	Dynamic characteristics	4
12	Waveforms	5
13	Typical transfer characteristics	5
14	Application information	6
15	Package outline	8
16	Revision history	. 10
17	Legal information	
17.1	Data sheet status	. 11
17.2	Definitions	. 11
17.3	Disclaimers	
17.4	Trademarks	. 11
18	Contact information	. 11
10	Contonts	12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

