32768-word × 8-bit Electrically Erasable and Programmable CMOS ROM

HITACHI

ADE-203-669A (Z) Rev. 1.0 May. 20, 1997

Description

The Hitachi HN58S256AI is electrically erasable and programmable ROM organized as 32768-word \times 8-bit. It has realized high speed, low power consumption and high reliability by employing advanced MNOS memory technology and CMOS process and circuitry technology. It also has a 64-byte page programming function to make the write operations faster.

Features


- Single 3 V supply: 2.2 to 3.6 V
 Access time: 150 ns/200 ns (max)
- Power dissipation
 - Active: 10 mW/MHz (typ)
 - Standby: 36 μW (max)
- On-chip latches: address, data, \overline{CE} , \overline{OE} , \overline{WE}
- Automatic byte write: 15 ms (max)
- Automatic page write (64 bytes): 15 ms (max)
- Data polling and Toggle bit
- Data protection circuit on power on/off
- Conforms to JEDEC byte-wide standard
- · Reliable CMOS with MNOS cell technology
- 10⁵ erase/write cycles (in page mode)
- 10 years data retention
- Software data protection
- Wide temperature range: 40 to 85°C

■ 4496203 0034396 466 **■**

Ordering Information

Type No.	Access time	Package	
HN58S256ATI-15	150 ns	28-pin plastic TSOP (TFP-28DB)	
HN58S256ATI-20	200 ns	,	

Pin Arrangement



Pin Description


Pin name	Function	
A0 to A14	Address input	
I/O0 to I/O7	Data input/output	
ŌĒ	Output enable	
CE	Chip enable	
WE	Write enable	
V _{cc}	Power supply	
V _{ss}	Ground	

2

HITACHI

■ 4496203 0034197 3T2 ■

Block Diagram



Operation Table

Operation	CE	ŌĒ	WE	1/0
Read	V _{IL}	V _{IL}	V _{IH}	Dout
Standby	V _{IH}	×*²	×	High-Z
Write	V _{IL}	V _{IH}	V _{iL}	Din
Deselect	V _{IL}	V _{IH}	V _{IH}	High-Z
Write inhibit	×	×	V _{iH}	
	×	V _{IL}	×	
Data polling	V _{IL}	V _{IL}	V _{IH}	Dout (I/O7)

Notes: 1. Refer to the recommended DC operating condition.

2. x: Don't care

HITACHI

3

4496203 0034198 239

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to V _{ss}	V _{cc}	-0.6 to +4.6	V
Input voltage relative to V _{ss}	Vin	-0.5*1 to +4.6*3	٧
Operating temperature range*2	Topr	-40 to +85	°C
Storage temperature range	Tstg	-55 to +125	°C

Notes: 1. Vin min = -3.0 V for pulse width ≤ 50 ns

- 2. Including electrical characteristics and data retention
- 3. Should not exceed V_{cc} + 1.0 V.

Recommended DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{cc}	2.2	3.0	3.6	٧
	V _{ss}	0	0	0	٧
Input voltage	V _{IL}	-0.3* ¹		0.4	٧
	V _{IH}	Vcc × 0.7		V _{cc} + 0.3*2	٧
Operating temperature	Topr	-40		85	°C

Notes: 1. V_{IL} min: -1.0 V for pulse width \leq 50 ns.

2. V_{IH} max: V_{CC} + 1.0 V for pulse width \leq 50 ns.

DC Characteristics (Ta = -40 to +85°C, $V_{CC} = 2.2$ to 3.6 V)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	lu			2	μА	V _{cc} = 3.6 V, Vin = 0 to 3.6 V
Output leakage current	I _{LO}	-		2	μА	$V_{CC} = 3.6 \text{ V}, \text{ Vout} = 3.6/0.4 \text{ V}, \\ \overline{CE} = V_{IH}, \text{ Vin} = 0 \text{ to } 3.6 \text{ V}$
Standby V _{cc} current	I _{CC1}		_	10	μА	CE = V _{cc}
	I _{CC2}			500	μА	CE = V _{IH}
Operating V _{cc} current	I _{CC3}		_	8	mA	lout = 0 mA, Duty = 100%, Cycle = 1 µs at V _{cc} = 3.6 V
			_	15	mA	lout = 0 mA, Duty = 100%, Cycle = 150 ns at V _{cc} = 3.6 V
Output low voltage	V _{OL}			0.4	٧	I _{OL} = 1.0 mA
Output high voltage	V _{oH}	$V_{cc} \times 0.8$	_		V	$I_{OH} = -100 \ \mu A$

4

HITACHI

4496203 0034199 175 🖼

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance*1	Cin			6	pF	Vin = 0 V
Output capacitance*1	Cout	_		12	pF	Vout = 0 V

Note: 1. This parameter is periodically sampled and not 100% tested.

AC Characteristics (Ta = -40 to +85°C, $V_{CC} = 2.2$ to 3.6 V)

Test Conditions

• Input pulse levels: 0.4 V to 1.9 V ($V_{CC} \le 2.7V$), 0.4V to 2.4 V ($V_{CC} > 2.7 V$)

• Input rise and fall time: ≤ 5 ns

• Input timing reference levels: 0.8, 1.8 V

• Output load: 1TTL Gate +100 pF

• Output reference levels: 1.1 V, 1.1 V ($V_{CC} \le 2.7V$), 1.5 V, 1.5 V ($V_{CC} > 2.7 V$)

Read Cycle

		HN58S256AI					
		-15		-20		_	
Parameter	Symbol	Min	Max	Min	Max	Unit	Test conditions
Address to output delay	t _{ACC}		150		200	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
CE to output delay	t _{CE}		150		200	ns	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
OE to output delay	t _{oe}	10	80	10	100	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
Address to output hold	t _{on}	0	_	0	_	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
OE (CE) high to output float*1	t _{DF}	0	100	0	100	ns	CE = V _{II} , WE = V _{II}

HITACHI

■ 4496203 0034200 ?l? ■

Write Cycle

Parameter	Symbol	Min*2	Тур	Max	Unit	Test conditions
Address setup time	t _{AS}	0		_	ns	
Address hold time	t _{AH}	150	_	_	ns	
CE to write setup time (WE controlled)	t _{cs}	0	_		ns	
CE hold time (WE controlled)	t _{CH}	0		_	ns	
WE to write setup time (CE controlled)	t _{ws}	0		_	ns	
WE hold time (CE controlled)	t _{wH}	0		_	ns	
OE to write setup time	t _{oes}	0			ns	
OE hold time	t _{OEH}	0	_		ns	
Data setup time	t _{os}	150	_	_	ns	
Data hold time	t _{DH}	0	_	_	ns	
WE pulse width (WE controlled)	t _{wP}	200			ns	
CE pulse width (CE controlled)	t _{cw}	200	_		ns	
Data latch time	t _{DL}	200	_		ns	
Byte load cycle	t _{BLC}	0.4		30	μs	
Byte load window	t _{BL}	100			μs	
Write cycle time	t _{wc}			15*³	ms	
Write start time	t _{ow}	0*4	_		ns	

Notes: 1. t_{DF} is defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.


- 2. Use this device in longer cycle than this value.
- 3. $t_{\rm wc}$ must be longer than this value unless polling techniques is used. This device automatically completes the internal write operation within this value.
- 4. Next read or write operation can be initiated after $t_{\text{\tiny DW}}$ if polling techniques is used.
- A16 through A14 are page addresses and these addresses are latched at the first falling edge of WE.
- A16 through A14 are page addresses and these addresses are latched at the first falling edge of CE.
- 7. See AC read characteristics.

6

HITACHI

4496203 0034201 653


Read Timing Waveform




HITACHI

■ 4496203 0034202 59T ■

Byte Write Timing Waveform (1) (WE Controlled)



Byte Write Timing Waveform (2) (CE Controlled)




8


HITACHI

4496203 0034203 426

Page Write Timing Waveform (1) (WE Controlled)



Page Write Timing Waveform (2) (CE Controlled)




HITACHI

= 4496203 0034204 362 **=**

9

Data Polling Timing Waveform



10

HITACHI

■ 4496203 0034205 2T9 **■**


Toggle bit

This device provide another function to determine the internal programming cycle. If the EEPROM is set to read mode during the internal programming cycle, I/O6 will charge from "1" to "0" (toggling) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program.

Toggle bit Waveform

Notes: 1. I/O6 beginning state is "1".


- 2. I/O6 ending state will vary.
- 3. See AC read characteristics.
- 4. Any address location can be used, but the address must be fixed.




11

HITACHI

Software Data Protection Timing Waveform (1) (in protection mode)



Software Data Protection Timing Waveform (2) (in non-protection mode)



12

HITACHI

💻 4496203 0034207 071 💻

Functional Description

Automatic Page Write

Page-mode write feature allows 1 to 64 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 63 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 μ s from the preceding falling edge of \overline{WE} or \overline{CE} . When \overline{CE} or \overline{WE} is high for 100 μ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

Data Polling

Data polling indicates the status that the EEPROM is in a write cycle or not. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data outputs from I/O7 to indicate that the EEPROM is performing a write operation.

WE, CE Pin Operation

During a write cycle, addresses are latched by the falling edge of \overline{WE} or \overline{CE} , and data is latched by the rising edge of \overline{WE} or \overline{CE} .

Write/Erase Endurance and Data Retention Time

The endurance is 10⁵ cycles in case of the page programming and 10⁴ cycles in case of the byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 10⁴ cycles.

13


HITACHI

Data Protection

1. Data Protection against Noise on Control Pins (\overline{CE} , \overline{OE} , \overline{WE}) during Operation During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake.

To prevent this phenomenon, this device has a noise cancellation function that cuts noise if its width is 20 ns or less.

Be careful not to allow noise of a width of more than 20 ns on the control pins.



14


HITACHI

= 4496203 0034209 944 **=**

2. Data Protection at V_{CC} On/Off

When $V_{\rm CC}$ is turned on or off, noise on the control pins generated by external circuits (CPU, etc.) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.

Note: The EEPROM should be kept in unprogrammable state during V_{CC} on/off by using CPU RESET signal.



(1) Protection by \overline{CE} , \overline{OE} , \overline{WE}

To realize the unprogrammable state, the input level of control pins must be held as shown in the table below.

CE	V _{cc}	×	×	
ŌĒ	×	V _{ss}	×	
WE	×	×	V _{cc}	

x: Don't care.

 V_{cc} : Pull-up to V_{cc} level.

 V_{ss} : Pull-down to V_{ss} level.


15

HITACHI

4496203 0034210 666 **=**

3. Software data protection

To prevent unintentional programming, this device has the software data protection (SDP) mode. The SDP is enabled by inputting the following 3 bytes code and write data. SDP is not enabled if only the 3 bytes code is input. To program data in the SDP enable mode, 3 bytes code must be input before write data.



The SDP mode is disabled by inputting the following 6 bytes code. Note that, if data is input in the SDP disable cycle, data not be written.

Address	Data	
5555	ĄA	
2444	↓ 55	
55 <u>,</u> 55	8 <mark>0</mark>	
↓ 55 <u>5</u> 55	↓ AA	
2AAA	↓ 55	
↓ 5555	↓ 20	

The software data protection is not enabled at the shipment.

Note: There are some differences between Hitachi's and other company's for enable/disable sequence of software data protection. If there are any questions, please contact with Hitachi sales offices.

16


HITACHI

🖿 4496203 0034211 5T2 🖿

Package Dimensions

HN58S256ATI Series (TFP-28DB)

Unit: mm



17

HITACHI

■ 4496203 0034212 439 **■**