								RE	visi	ONS										
LTR					Di	ESCRI	PTIO	N					D.	ATE	(YR-MO	-DA)	_	APPR	OVED	
•																				
																				1
			T		<del>,</del>					<del></del>								1		
REV				,						<u> </u>									ļ <u>-</u>	
SHEET															ļ <u>.</u>					
REV																				
SHEET	15	16	17													<u> </u>				
REV STAT				RE	V															
OF SHEETS	S			SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					ARED E					D	FEFN	SE EL	FOTE	ONTO	e e 11	יססו ע	CEN	ממי		
				Ke	nneth	ктсе				J "	e p e n				HIO			LEK		
	STANDARDIZED CHECKED BY																			
							IRC													
APPROVED BY				⁄e				-	EXTI MMAI						ERA	SABI	LE,			
THIS DRAWIN	ALL DE	PARTME	NTS									THI(				АЛЛІ	Ι,			
AND AGEN DEPARTMEN					ING AI 93-10-	PPROVAI -08	L DATE			-		Ι			I					
AMSC N/A				BEV!	CTON 1	EVE				SI2			E CO 5726			59	962-	9324	45	
				KEAT	ISION I	LCVCL						<u>`</u>			<u> </u>		<u> </u>	47		
										SH	EET		1		0	t		17		
ACCC FORM 107				11						<u></u>										

DESC FORM 193


JUL 91

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E434-93

## 1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	t <sub>PD</sub>
01	22LV10	22-input 10-output	25 ns
		AND-OR-logic array	
02	22LV10	22-input 10-output	30 ns
		AND-OR-logic array	
03	22LV10L	22-input 10-output	30 ns
		AND-OR-logic array	
04	22LV10L	22-input 10-output	35 ns
		AND-OR-logic array	

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

# Device class

# Device requirements documentation

M

Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883  $\,$ 

Q or V

Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
K	GDFP2-F24 or CDFP3-F24	24	Flat package <u>1</u> /
L	GDIP3-T24 or CDIP4-T24	24	Dual-in-line package <u>1</u> /
3	CQCC1-N28	28	Square chip carrier package 1/

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1/ Lid shall be transparent to permit ultraviolet light erasure.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-93245
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

1.3 Absolute maximum ratings. 2/							
Supply voltage range Input voltage range Output voltage applied Output sink current Thermal resistance, junction-to-case (O <sub>JC</sub> ) Maximum power dissipation (P <sub>D</sub> ) 4/ Maximum junction temperature Lead temperature (soldering, 10 seconds maximum) Data retention Endurance		-0.5 V dc to +7.0 V dc -2.0 V dc to +7.0 V dc -0.5 V dc to +7.0 V dc 16 mA See MIL-STD-1835 1.2 W +175°C +300°C (years (minimum) cycles (minimum)	c <u>3</u> /				
1.4 Recommended operating conditions.							
Supply voltage range ( $V_{CC}$ )		3.0 V dc to 5.5 V dc 2.0 V dc minimum 0.8 V dc maximum -55°C to +125°C					
1.5 <u>Digital logic testing for device classes Q and V</u> .							
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)		percent <u>5</u> /					
2. APPLICABLE DOCUMENTS							
2.1 <u>Government specification</u> , <u>standards</u> , <u>bulletin</u> , <u>and</u> specification, <u>standards</u> , <u>bulletin</u> , and handbook of the iss of Specifications and Standards specified in the solicitation.	sue listed in tha	it issue of the Department	of Defense Index				
SPECIFICATION							
MILITARY							
MIL-I-38535 - Integrated Circuits, Manufa	icturing, General	Specification for.					
STANDARDS							
MILITARY							
MIL-STD-883 - Test Methods and Procedures MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.		onics.					
BULLETIN							
MILITARY							
MIL-BUL-103 - List of Standardized Milita	ary Drawings (SMD	's).					
HANDBOOK							
MILITARY							
MIL-HDBK-780 - Standardized Military Drawi	ings.						
All voltages referenced to V <sub>SS</sub> . Minimum voltage is -0.6 V dc which may undershoot to -2.0 V dc for pulses of less than 20 ns. Maximum output pin voltage is V <sub>CC</sub> +0.75 V dc which may overshoot to +7.0 V dc for pulses of less than 20 ns. Must withstand the added P <sub>D</sub> due to short circuit test; e.g., I <sub>OS</sub> . Values will be added when they become available.							
STANDARDIZED MILITARY DRAWING	SIZE A		5962-93245				
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET				

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Pennsylvania Street, N.W., Washington, DC 20006.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

## 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
  - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
  - 3.2.3 <u>Truth table(s)</u>. The truth table(s) shall be as specified on figure 2.
- 3.2.4 <u>Radiation exposure circuit</u>. The radiation exposure circuit will be provided when RHA product becomes available.
  - 3.2.5 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.6 <u>Unprogrammed devices</u>. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 2. When required in group A, B, or C inspections (see 4.3), the devices shall be programmed by the manufacturer prior to test with a minimum of 50 percent of the total number of gates programmed or to any altered item drawing pattern which includes at least 25 percent of the total number of gates programmed.
- 3.2.7 <u>Programmed devices</u>. The requirements for supplying programmed devices shall be as specified by an attached item drawing.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93245
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-833 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Processing EPLDS</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.6.1 <u>Erasure of EPLDS</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.6.
- 3.6.2 <u>Programmability of EPLDS</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.7.
- 3.6.3 <u>Verification of erasure of programmability of EPLDS</u>. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.
- 3.7 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.8 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.9 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.10 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.11 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-I-38535, appendix A).
- 3.12 <u>Endurance</u>. A reprogrammability test shall be completed as part of the vendor's reliability monitor. This reprogrammability test shall be done only for initial characterization and after any design or process changes which may affect the reprogrammability of the device. The methods and procedures may be vendor specific, but will guarantee the number of program/erase endurance cycles listed in section 1.3 herein. The vendors procedure shall be under document control and shall be made available upon request.
- 3.13 <u>Data retention</u>. A data retention stress test shall be completed as part of the vendor's reliability process. This test shall be done initially and after any design or process change which may affect data retention. The methods and procedures may be vendor specific, but will guarantee the number of years listed in section 1.3 herein. The vendors procedure shall be under document control and shall be made available upon request. Data retention capability shall be guarantee over the full military temperature range.
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93245
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

Test	Symbo1	Conditions 1/	Group A	Device	L	Unit	
		$V_{SS} = 0 \text{ V}$ $3.0 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq T_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified	subgroups	types	Min	Max	
High level output voltage	v <sub>он</sub>	I <sub>0</sub> = -0.4 mA	1, 2, 3	All	2.4	-	V
Low level output voltage	v <sub>OL</sub>	I <sub>0</sub> = 6.0 mA	1, 2, 3	All		0.5	V
High impedance output leakage current <u>2</u> /	Ioz	$v_{CC} = 5.5 \text{ V and}$ $v_0 = 5.5 \text{ V}, v_0 = \text{GND}$	1, 2, 3	All	  -10 	10	Αц
High level input current	IIH	V <sub>IH</sub> = 5.5 V	1, 2, 3	All		10	μΑ
		V <sub>IH</sub> = 2.4 V	1, 2, 3	All		10	μΑ
Low level input current	IIL	V <sub>IL</sub> = 0.4 V	1, 2, 3	All		-10	μА
		V <sub>IL</sub> = GND	1, 2, 3	All		-10	μΑ
Supply current	1 cc	V <sub>CC</sub> = 5.5 V	1, 2, 3	01,02		100	mA
	+		+	03,04		15	
Output short circuit current <u>3</u> /	I <sub>OS</sub>	V <sub>CC</sub> = 5.5 V	1, 2, 3	All	-30	-90	mA
Input capacitance	c <sub>I</sub> 4/ 5/	$ V_{I}  = 0$ V, $V_{CC} = 5.0$ V $ T_{A}  = +25^{\circ}C$ , $ T_{C}  = 1$ MHz $ S_{CC}  = 1$ MHz	4	All		6	pF
Output capacitance	C <sub>0</sub> <u>4</u> / <u>5</u> /		4	All		12	pF
Functional testing		see 4.4.1c	7,8A,8B	All	_		
Input or feedback to nonregistered output	t <sub>PD</sub>	$V_{CC} = 3.0 \text{ V}, C_1 = 50 \text{ pF}$ See figure 4, Circuit B and	9, 10, 11	01		25	ns
25 .5 tor ea output		figure 5		02,03	-	30	
Clock to output		V = 3 0 V	9, 10, 11	04	<del> </del>	35	ns
CTOCK TO OUTPUT	t <sub>CO</sub>	V <sub>CC</sub> = 3.0 V, C <sub>1</sub> = 50 pF See figure 4, Circuit B and	3, 10, 11	_02		17	- 115
		figure 5					-
				03		17	-
				04	1	20	w,

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93245
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6

Test	  Symbol 	Conditions $1/$ $V_{SS} = 0 V$	Group A subgroups	Device   types	Limits Min Max		Unit
		$V_{SS} = 0 \text{ V}$ $3.0 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified			1111	1187	
Input to output enable	t <sub>EA</sub>	  V <sub>CC</sub> = 3.0 V, C <sub>L</sub> = 5 pF  See figure 4, circuit A and	9, 10, 11	01		25	ns
		figure 5		02	<u> </u>	30	
				03	 	30	-
			0 40 44	04	 	35 25	ne
Input to output disable	ER		9, 10, 11	, i = = = = = = = = = = = = = = = = = =	ns		
				02	<u>                                       </u>	30	
				03		30	<u> </u> 
Clock pulse width	tu	V <sub>CC</sub> = 3.0 V, C <sub>L</sub> = 50 pF See figure 4, circuit B and	9, 10, 11	04	6	35	ns ns
4/6/	"	See figure 4, circuit B and figure 5		02	7		
	į			03	7		
				04	8		
Clock period	t <sub>p</sub>			<u> </u>	12	<u> </u>	ns
·				02	14		
	İ			03	14		[
		<u> </u> 		04	16		
Setup time 4/6/	lt <sub>s</sub>	<u> </u> 	9, 10, 11	01	17		l ns
,	3			02	20		<u> </u>
	İ			03	20		
	1			04	22	 	
Hold time <u>4</u> / <u>6</u> /	t <sub>H</sub>		9, 10, 11	All	0		ns
Maximum clock frequency 1/(t <sub>s</sub> +t <sub>co</sub> ) <u>4/6</u> /	  f <sub>MAX</sub> ,ext		9, 10, 11	01	32.2	<u> </u>	MHz
1/(t <sub>s</sub> +t <sub>co</sub> ) <u>4/6</u> /				02	27.0		<u> </u>
	 			03	27.0		<u> </u>
•			 	04	23.8		

SIZE

A

REVISION LEVEL

5962-93245

7

SHEET

DESC FORM 193A JUL 91

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

Test	Symbol	$V_{SS} = 0 \text{ V}$ $3.0 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq T_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified	Group A	Device types	Limits		Unit
			subgroups		Min	Max	
Asynchronous reset t pulse width	taw	V <sub>CC</sub> = 3.0 V, C <sub>L</sub> = 50 pF  See figure 4, circuit B	9, 10, 11	01	25		ns
	^*	See figure 4, circuit B and figure 5		02	30		_
				03_	30		-
	1			04	35		
Asynchronous reset	tAR		9, 10, 11	01	25		ns
recovery time	AK			02	30		
				03	30		_
		<u></u>		04	35	1	
Asynchronous reset to	t <sub>AP</sub>		9, 10, 11	01	ļ	28	ns
registered output	7			02		30	_
				03		30	
		Ì	İ	04		35	

1/ All voltages are referenced to ground.

 $\frac{2}{2}$ / I/O terminal leakage is the worst case of I<sub>IX</sub> or I<sub>OZ</sub>.

 $\overline{3}$ / Only one output shorted at a time.

4/ Tested initially and after any design or process changes that affect that parameter, and therefore shall be guaranteed to the limits specified in table I.

5/ All pins not being tested are to be open.

6/ Test applies only to registered outputs.

- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
    - b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
      - (1) Dynamic burn-in for device class M (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
    - c. Interim and final electrical parameters shall be as specified in table IIA herein.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-93245
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 8

  Device types	01 through 04				
Case outlines	L and K	3			
Terminal number	Terminal	symbol			
1 2 3 4 5 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	CK/I I I I I I I I I I I I I I I I I I I	NC   I   I   I   I   I   I   I   I   I			


FIGURE 1. Terminal connections.


									Tı	uth	tab	le									
				Ing	out p	oins									Out	put	pin	S			
  CK/I	I	I	I	I	I	1	I	I	I	I	I	1/0	1/0	I/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0
l I X	X	X	Х	x	X	X	X	х	X	x	x	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z

- NOTES: 1. Z = Three-state 2. X Don't care


FIGURE 2. Truth table (unprogrammed).

STANDARDIZED MILITARY DRAWING	SIZE A		5962-93245
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9





CIRCUIT A OR EQUIVALENT




CIRCUIT B OR EQUIVALENT

NOTE: Including jig and scope (minimum value)

FIGURE 4. Output test circuit.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93245
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11



NOTE: Timing measurement reference is 1.5 V. Input ac driving levels are  $0.0\ V$  and  $3.0\ V$  unless otherwise specified.

FIGURE 5. Switching waveforms.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93245
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line	Test	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-I-38535, table III)		
no. requirements	Device class M	Device   class Q	Device   class V		
1	Interim electrical parameters (see 4.2)		1,7,9	1,7,9	
2	Static burn-in I and II (method 1015)	Not   required	Not   required	Required	
3	Same as line 1			1*,7* Δ	
4	Dynamic burn-in (method 1015)	Required	Required	Required	
5	Same as line 1			1*,7* A	
6	Final electrical parameters	  1*,2,3,7*,  8A,8B,9,10,  11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9, 10,11	
7	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	
8	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B A	1,2,3,7, 8A,8B,9, 10,11 ∆	
9	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B	
10	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9	

- 1/ Blank spaces indicate tests are not applicable.
- $\frac{2}{2}$ / Any or all subgroups may be combined when using high-speed testers.
- 3/ Subgroups 7 and 8 functional tests shall verify the truth table.
- $\frac{4}{4}$ / \* indicates PDA applies to subgroup 1 and 7.  $\frac{5}{4}$ / \*\* see 4.4.1e.
- $\overline{\underline{6}}/$   $\Delta$  indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
- 7/ See 4.4.1d.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE		5962-93245
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13

TABLE IIB. Delta limits at +25°C.

Parameter <u>1</u> /	Device types			
T	All ±1% of specified value			
IIL	±1% of specified value			

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.

## 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

# 4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M, subgroups 7, 8A, and 8B tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.
- e. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-93245
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 14

- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
  - 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
    - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
    - b.  $T_A = +125$ °C, minimum.
    - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A = +25$ °C  $\pm 5$ °C, after exposure, to the subgroups specified in table IIA herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device classes Q, and V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.
- 4.6 Erasing procedure. The recommended erasure procedure is exposure to shortwave ultraviolet light which has a wavelength of 2,537 Angstroms ( $\ddot{a}$ ). The integrated dose (i.e., ultraviolet intensity times exposure time) for erasure should be minimum of 15 Ws/cm<sup>2</sup>. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000  $\mu$ W/cm<sup>2</sup> power rating. The device should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose the device can be exposed to without damage is 7,258 Ws/cm<sup>2</sup> (1 week at 12,000  $\mu$ W/cm<sup>2</sup>). Exposure of the device to high intensity ultraviolet light for long periods may cause permanent damage.
- 4.7 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request.
- 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93245
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 15

## 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38535, MIL-STD-1331, and as follows:
- 6.5.1 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

## 6.5.2 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
_/////	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
XXXXXXX	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93245
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unwailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <a href="listing">listing</a>
New MIL-H-38534 Standardized Military Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

# 6.7 Sources of supply.

- 6.7.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.7 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.7 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93245
		REVISION LEVEL	SHEET 17