

FAST PAGE MODE DYNAMIC RAM 8M × 36 288M BIT

Type name		Max. Access time (ns)	Load memory	Outward dimensions W × H × D (mm)	Data sheet page
MH8M36AJ-6	★	60	M5M417400AJ × 16 + M5M44100BJ × 8	107.95 × 33.85 × 8.6	3/13
MH8M36NAJ-6	★				
MH8M36AJ-7	★	70			
MH8M36NAJ-7	★				
COMMON DATA					4/13

★ : New product

MH8M36AJ-6,-7/ MH8M36NAJ-6,-7

FAST PAGE MODE 301989888-BIT (83886)8-WORD BY 36-BIT) DYNAMIC RAM

DESCRIPTION

The MH8M36AJ/NAJ is 8388608-word × 36-bit dynamic RAM. This consists of sixteen industry standard 4M × 4 dynamic RAMs in SOJ and eight industry standard 4M × 1 dynamic RAMs in SOJ.

The mounting of SOJ on a single in-line package provides any application where high densities and large quantities of memory are required. This is a socket-type memory module, suitable for easy interchange or addition of modules.

FEATURES


Type name	Access time (max. ns)	Cycle time (min. ns)	Power dissipation (typ. mW)
MH8M36AJ/NAJ-6	60	110	5200
MH8M36AJ/NAJ-7	70	130	4480

- Utilizes industry standard 4M × 4 RAMs in SOJ and industry standard 4M × 1 RAMs in SOJ
- 72-pins single In-line package
- Single + 5V (± 10%) supply operation
- Low stand-by power dissipation
132mW(max) CMOS input level
- Low operating power dissipation
MH8M36AJ, NAJ-6 7.64W(max)
MH8M36AJ, NAJ-7 6.51W(max)
- All inputs are directly TTL compatible
- All outputs are three-state and directly TTL compatible
- Includes (0.22μF × 24) decoupling capacitors
- 2043 refresh cycles every 32ms (A₀~A₁₀)
- Fast-page mode capability
- The common I/O feature dictates the use of only early write operation to prevent contention on data-in and data-out
- MH8M36AJ is gold plating contact
MH8M36NAJ is solder with Nickel underplating contact

APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT

PIN CONFIGURATION (TOP VIEW) (Both side)



Outline 72N9U-B

	-6	-7
PD ₁	NC	NC
PD ₂	V _{SS}	V _{SS}
PD ₃	NC	V _{SS}
PD ₄	NC	NC

NC : NO CONNECTION

MH8M36AJ
MH8M36NAJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM


FUNCTION

In addition to normal read and early write operations, a number of other functions, e. g., fast-page mode, RAS-only refresh and CAS before RAS refresh. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs					Input/Output		Refresh	Remark
	RAS	CAS	W	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	APD	APD	OPN	VLD	YES	Fast page mode identical
Write (Early write)	ACT	ACT	ACT	APD	APD	VLD	OPN	YES	
RAS-only refresh	ACT	NAC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	APD	DNC	OPN	VLD	YES	
CAS before RAS refresh	ACT	ACT	NAC	DNC	DNC	DNC	OPN	YES	
Stand-by	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open



MH8M36AJ
MH8M36NAJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1~7	V
V _I	Input voltage		-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	24	W
T _{OPR}	Operating temperature		0~70	°C
T _{STG}	Storage temperature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-2.0		0.8	V

Note 1. All voltage values are with respect to V_{SS}.

ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ	Max	
V _{O1}	High-level output voltage		I _{OH} = -5mA	2.4		V _{CC}	V
V _{O2}	Low-level output voltage		I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current		Q floating 0V ≤ V _{OUT} ≤ 5.5V	-20		20	μA
I _I	Input current		0 ≤ V _{IN} ≤ 6.5V, Other inputs pins = 0V	-240		240	μA
I _{CC1(AV)}	Average supply current from V _{CC} , operating (Note 3, 4)	MH8M36-6	RAS, CAS cycling trc = twc = min. output open			1624	mA
		MH8M36-7				1204	
I _{CC2(AV)}	Supply current from V _{CC} , stand-by		RAS = CAS = V _{IH} , output open RAS = CAS ≥ V _{CC} - 0.5V			48 24	mA
I _{CC3(AV)}	Average supply current from V _{CC} , refreshing (Note 3)	MH8M36-6	RAS cycling, CAS = V _{IH} trc = min. output open			2720	
		MH8M36-7				2360	
I _{CC4(AV)}	Average supply current from V _{CC} , Fast-Page-Mode (Note 3, 4)	MH8M36-6	RAS = V _{IL} , CAS cycling trc = min. output open			904	mA
		MH8M36-7				764	
I _{CC5(AV)}	Average supply current from V _{CC} , CAS before RAS refresh mode (Note 3)	MH8M36-6	CAS before RAS refresh cycling trc = min. output open			2600	mA
		MH8M36-7				2280	

Note 2. Current flowing into an IC is positive, out is negative.

3. I_{CC1(AV)}, I_{CC3(AV)}, I_{CC4(AV)} and I_{CC6(AV)} are dependent on cycle rate. Maximum current is measured the fastest cycle rate.

4. I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.

CAPACITANCE (T_a = 0~70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _{I(A)}	Input capacitance, address inputs	V _I = V _{SS} f = 1MHz V _I = 25mVrms			180	pF
C _{I(DQ)}	Data input/data output capacitance				40	pF
C _{I(W)}	Input capacitance, write control input				240	pF
C _{I(RAS)}	Input capacitance, RAS input				70	pF
C _{I(CAS)}	Input capacitance, CAS input				70	pF

MH8M36AJ
MH8M36NAJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, unless otherwise noted) (Notes 5, 12, 13)

Symbol	Parameter	Limits				Unit
		MH8M36-6		MH8M36-7		
		Min	Max	Min	Max	
t_{CAC}	Access time from \overline{CAS} (Note 6, 7)		15		20	ns
t_{RAC}	Access time from \overline{RAS} (Note 6, 8)		60		70	ns
t_{AA}	Column address access time (Note 6, 9)		30		35	ns
t_{CPA}	Access time from \overline{CAS} precharge (Note 6,10)		35		40	ns
t_{OLZ}	Output low impedance time from \overline{CAS} low (Note 6)	5		5		ns
t_{OFF}	Output disable time after \overline{CAS} high (Note 11)	0	15	0	20	ns

- Note 5. An initial pause of 500 μ s is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a \overline{RAS} clock such as \overline{RAS} -only refresh).
 Note the \overline{RAS} may be cycled during the initial pause. And any 8 \overline{RAS} or $\overline{RAS}/\overline{CAS}$ cycles are required after prolonged periods (greater than 64ms) of \overline{RAS} inactivity before proper device operation is achieved.
 6. Measured with a load circuit equivalent to 2TTL loads and 100pF.
 7. Assumes that $t_{RCD} \geq t_{RCD(max)}$ and $t_{ASC} \geq t_{ASC(max)}$.
 8. Assumes that $t_{RCD} \leq t_{RCD(max)}$ and $t_{RAD} \leq t_{RAD(max)}$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCD} or t_{RAD} exceeds the value shown.
 9. Assumes that $t_{RAD} \geq t_{RAD(max)}$ and $t_{ASC} \leq t_{ASC(max)}$.
 10. Assumes that $t_{CP} \leq t_{CP(max)}$ and $t_{ASC} \geq t_{ASC(max)}$.
 11. $t_{OFF(max)}$ defines the time at which the output achieves the high impedance state ($I_{OUT} \leq |\pm 20\mu A|$) and is not reference to $V_{OH(min)}$ or $V_{OL(max)}$.

TIMING REQUIREMENTS (For Read, Early Write, Fast-Page Mode Cycles)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, unless otherwise noted) (Notes 12, 13)

Symbol	Parameter	Limits				Unit
		MH8M36-6		MH8M36-7		
		Min	Max	Min	Max	
t_{REF}	Refresh cycle time		32		32	ms
t_{RP}	\overline{RAS} high pulse width	40		50		ns
t_{RCD}	Delay time, \overline{RAS} low to \overline{CAS} low (Note 14)	20	45	20	50	ns
t_{CRP}	Delay time, \overline{CAS} high to \overline{RAS} low	10		10		ns
t_{RPC}	Delay time, \overline{RAS} high to \overline{CAS} low	0		0		ns
t_{CPN}	\overline{CAS} high pulse width	10		10		ns
t_{RAD}	Column address delay time from \overline{RAS} low (Note 15)	15	30	15	35	ns
t_{ASR}	Row address setup time before \overline{RAS} low	0		0		ns
t_{ASC}	Column address setup time before \overline{CAS} low (Note 16)	0	10	0	10	ns
t_{RAH}	Row address hold time after \overline{RAS} low	10		10		ns
t_{CAH}	Column address hold time after \overline{CAS} low	15		15		ns
t_t	Transition time (Note 17)	1	50	1	50	ns

- Note 12. The timing requirements are assumed $t_r = 5ns$.
 13. $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals.
 14. $t_{RCD(max)}$ is specified as a reference point only. If t_{RCD} is less than $t_{RCD(max)}$, access time is t_{RAC} . If t_{RCD} is greater than $t_{RCD(max)}$, access time is controlled exclusively by t_{CAC} or t_{AA} . $t_{RCD(min)}$ is specified as $t_{RCD(min)} = t_{RAH(min)} + 2t_t + t_{ASC(min)}$.
 15. $t_{RAD(max)}$ is specified as a reference point only. If $t_{RAD} \geq t_{RAD(max)}$ and $t_{ASC} \leq t_{ASC(max)}$, access time is controlled exclusively by t_{AA} .
 16. $t_{ASC(max)}$ is specified as a reference point only. If $t_{RCD} \geq t_{RCD(max)}$ and $t_{ASC} \geq t_{ASC(max)}$, access time is controlled exclusively by t_{CAC} .
 17. t_t is measured between $V_{IH(min)}$ and $V_{L(max)}$.

MH8M36AJ

MH8M36NAJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM

Read and Refresh Cycles

Symbol	Parameter	Limits				Unit
		MH8M36-6		MH8M36-7		
		Min	Max	Min	Max	
t _{RC}	Read cycle time	110		130		ns
t _{RA3}	RAS low pulse width	60	10000	70	10000	ns
t _{CA3}	CAS low pulse width	15	10000	20	10000	ns
t _{CS-}	CAS hold time after RAS low	60		70		ns
t _{RS-}	RAS hold time after CAS low	15		20		ns
t _{RCS}	Read setup time before CAS low	0		0		ns
t _{RC-}	Read hold time after CAS high	0		0		ns
t _{RR-}	Read hold time after RAS high	10		10		ns
t _{RA-}	Column address to RAS hold time	30		35		ns

Note 18. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

Write Cycle (Early Write Cycles)

Symbol	Parameter	Limits				Unit
		MH8M36-6		MH8M36-7		
		Min	Max	Min	Max	
t _{WC}	Write cycle time	110		130		ns
t _{RA3}	RAS low pulse width	60	10000	70	10000	ns
t _{CA3}	CAS low pulse width	15	10000	20	10000	ns
t _{CS-}	CAS hold time after RAS low	60		70		ns
t _{RS-}	RAS hold time after CAS low	15		20		ns
t _{WCS}	Write setup time before CAS low	0		0		ns
t _{WCH}	Write hold time after CAS low	10		10		ns
t _{CWL}	CAS hold time after W low	15		20		ns
t _{RWL}	RAS hold time after W low	15		20		ns
t _{WF}	Write pulse width	10		10		ns
t _{DS}	Data setup time before CAS low or W low	0		0		ns
t _{DH}	Data hold time after CAS low or W low	10		15		ns

Note 19. If t_{WCS} ≥ t_{WCS(min)} the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle.

Fast-Page Mode Cycle (Read, Early Write Cycles) (Note 20)

Symbol	Parameter	Limits				Unit
		MH8M36-6		MH8M36-7		
		Min	Max	Min	Max	
t _{PC}	Fast page mode read/write cycle time	40		45		ns
t _{PRM}	Fast page mode read write cycle time	85		90		ns
t _{RA3}	RAS low pulse width for read write cycle	100	125000	115	125000	ns
t _{CP}	CAS high pulse width	10	15	10	15	ns
t _{CPH}	RAS hold time after CAS precharge	35		40		ns

Note 20. All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

21. t_{RA3(min)} is specified as two cycles of CAS input are performed.

22. t_{CP(max)} is specified as a reference point only.

CAS before RAS Refresh Cycle (Note 23)


Symbol	Parameter	Limits				Unit
		MH8M36-6		MH8M36-7		
		Min	Max	Min	Max	
t _{CSR}	CAS setup time before RAS low	10		10		ns
t _{CHR}	CAS hold time after RAS low	10		15		ns
t _{RSH}	Read setup time before RAS low	10		10		ns
t _{RHR}	Read hold time after RAS low	10		15		ns



Note 23. Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

MH8M36AJ
MH8M36NAJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM

Timing Diagrams (Note 24)
Read Cycle




Note 24  Indicates the don't care input.
 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$ or $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$
 Indicates the invalid output.

MH8M36AJ
MH8M36NAJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM


Write Cycle (Early write)




MH8M36AJ
MH8M36NAJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM

RAS-only-Refresh Cycle




CAS before RAS Refresh Cycle



MH8M36AJ
MH8M36NAJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM


Fast-Page-Mode Read Cycle



MH8M36AJ
MH8M36NAJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM

Fast-Page-Mode Write Cycle (Early Write)



MH8M36AJ
MH8M36NAJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM

Hidden Refresh Cycle (Read)

