

Si9933ADY

Dual P-Channel PowerTrench MOSFET

General Description


This P-Channel MOSFET is a rugged gate version of Fairchild Semiconductor's advanced PowerTrench process. It has been optimized for power management applications with a wide range of gate drive voltage (2.5V-12V).


Applications

- Load switch
- Motor drive
- DC/DC conversion
- Power management

Features

- -5 A, -20 V, $R_{DS(ON)} = 75 \text{ m}\Omega$ @ $V_{GS} = -4.5 \text{ V}$ $R_{DS(ON)} = 105 \text{ m}\Omega$ @ $V_{GS} = -3.0 \text{ V}$ $R_{DS(ON)} = 115 \text{ m}\Omega$ @ $V_{GS} = -2.7 \text{ V}$
- Extended V_{GSS} range (±12V) for battery applications
- Low gate charge
- High performance trench technology for extremely low R_{DS(ON)}
- High power and current handling capability





Absolute Maximum Ratings T_{A=25°C} unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		-20	V
V _{GSS}	Gate-Source Voltage		±12	V
I _D	Drain Current - Continuous	(Note 1a)	-3.4	А
	– Pulsed		-16	
P _D	Power Dissipation for Dual Operation		2	W
	Power Dissipation for Single Operation	(Note 1a)	1.6	
		(Note 1b)	1	
		(Note 1c)	0.9	
T _J , T _{STG}	Operating and Storage Junction Temperat	ure Range	-55 to +175	°C

Thermal Characteristics

R _{θJA}	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
R ₀ JC	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W


Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity	
9933A	Si9933ADY	13"	12mm	2500 units	

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics			I	I	ı
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-20			V
<u>ΔBV dss</u> ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		-12		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = -12 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = 12 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{CS}, I_D = -250 \mu A$	-0.8	-1.0	-1.5	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		3		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -3.2 \text{ A}$ $V_{GS} = -3.0 \text{ V}, I_D = -2.0 \text{ A}$ $V_{GS} = -2.7 \text{ V}, I_D = -1.0 \text{ A}$		44 64 72	75 105 115	mΩ
I _{D(on)}	On-State Drain Current	$V_{GS} = -2.7 \text{ V}, I_D = -1.0 \text{ A}$ $V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	-16			Α
g FS	Forward Transconductance	$V_{DS} = -9 \text{ V}, \qquad I_D = -3.4 \text{ A}$		8		S
Dvnamio	Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$		825		pF
Coss	Output Capacitance			420		pF
C _{rss}	Reverse Transfer Capacitance	f = 1.0 MHz		150		pF
Switchin	ng Characteristics (Note 2)			•		
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -6 V$, $I_D = -1 A$,		16	40	ns
t _r	Turn-On Rise Time	$V_{GS} = -4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$		46	80	ns
t _{d(off)}	Turn-Off Delay Time			40	70	ns
t _f	Turn-Off Fall Time			25	40	ns
Qg	Total Gate Charge	$V_{DS} = -6 \text{ V}, \qquad I_D = -3.2 \text{ A},$		10	20	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = -4.5 \text{ V}$		2.1		nC
Q _{gd}	Gate-Drain Charge	1		3.3		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings		•	•	•
ls	Maximum Continuous Drain-Source	•			-2.0	Α
V _{SD}	Drain–Source Diode Forward Voltage	V _{GS} = 0 V, I _S = -2.0 A (Note 2)		-0.7	1.2	V

Notes:

R_{BJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{BJC} is guaranteed by design while R_{BCA} is determined by the user's board design.



78°C/W when mounted on a 0.5in² pad of 2 oz copper



125°C/W when mounted on a 0.02 in² pad of 2 oz copper



135°C/W when mounted on a minimum pad.


Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < $300\mu s$, Duty Cycle < 2.0%

SOIC-8 Tape and Reel Data



SOIC(8lds) Packaging Configuration: Figure 1.0



Packaging	Description

SOIC-8 parts are shipped in tape. The carrier tape is made from a dissipative (carbon filled) polycarbonate resin. The cover tape is a multilayer film (Heat Activated Adhesive in nature) primarily composed of polyester film, adhesive layer, sealant, and anti-static sprayed agent. These reeled parts in standard option are shipped with 2,500 units per 13° or 330cm diameter reel. The relea are dark blue in color and is made of polystyrene plastic (anti-static coated). Other option comes in 500 units per 7° or 177cm diameter reel. This and some other options are further described in the Packaging Information table.

These full reels are individually barcode labeled and placed inside a standard intermediate box (illustrated in figure 1.0) made of recyclable corrugated brown paper. One box contains two reels maximum. And these boxes are placed inside a barcode labeled shipping box which comes in different sizes depending on the number of parts shipped.

ESD Label

F63TN Label





SOIC (8lds) Packaging Information Standard no flow code) **Packaging Option** L86Z F011 D84Z Rail/Tube TNR TNR Packaging type TNR Qty per Reel/Tube/Bag 2.500 4.000 500 Reel Size 13" Dia 13" Dia 7" Dia Box Dimension (mm) 343x64x343 530x130x83 343x64x343 184x187x47 Max qty per Box 5,000 30,000 8,000 1,000 Weight per unit (gm) 0.0774 0.0774 0.0774 0.0774 0.1182 Weight per Reel (kg) 0.6060 0.9696

SOIC-8 Unit Orientation

343mm x 342mm x 64mm Standard Intermediate box

F63TNR Label sample

Customized Label


Note/Comments



SPEC: SPEC REV: CPN: N/F: F (F63TNR)3


F63TNI

SOIC(8lds) Tape Leader and Trailer Configuration: Figure 2.0





SOIC(8lds) Embossed Carrier Tape






	Dimensions are in millimeter													
Pkg type	Α0	В0	w	D0	D1	E1	E2	F	P1	P0	K0	т	Wc	Тс
SOIC(8lds) (12mm)	6.50 +/-0.10	5.30 +/-0.10	12.0 +/-0.3	1.55 +/-0.05	1.60 +/-0.10	1.75 +/-0.10	10.25 min	5.50 +/-0.05	8.0 +/-0.1	4.0 +/-0.1	2.1 +/-0.10	0.450 +/- 0.150	9.2 +/-0.3	0.06 +/-0.02

Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).



Sketch A (Side or Front Sectional View)
Component Rotation



Sketch B (Top View)

Component Rotation




Sketch C (Top View)

Component lateral movement

DETAIL AA

SOIC(8lds) Reel Configuration: Figure 4.0





Dimensions are in inches and millimeters									
Tape Size	Reel Option	Dim A	Dim B	Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)
12mm	7" Dia	7.00 177.8	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	2.165 55	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4
12mm	13" Dia	13.00 330	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	7.00 178	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4

SOIC-8 Package Dimensions




SOIC-8 (FS PKG Code S1)





Scale 1:1 on letter size paper
Dimensions shown below are in:
inches [millimeters]

Part Weight per unit (gram): 0.0774



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ FASTr™ PowerTrench® SyncFET™ Bottomless™ QFET™ TinyLogic™ GlobalOptoisolator™ QSTM UHC™ CoolFET™ GTO™ **VCX**TM $CROSSVOLT^{TM}$ QT Optoelectronics™ HiSeC™

DOME™ ISOPLANAR™ Quiet Series™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.